C8051F961-A-GM Silicon Labs, C8051F961-A-GM Datasheet - Page 199

no-image

C8051F961-A-GM

Manufacturer Part Number
C8051F961-A-GM
Description
8-bit Microcontrollers - MCU 128KB, DC-DC, LCD AES, QFN40
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F961-A-GM

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
128 KB
Data Ram Size
8448 B
On-chip Adc
Yes
Operating Supply Voltage
2.5 V to 3.3 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
QFN-40
Mounting Style
SMD/SMT
Number Of Programmable I/os
34
Number Of Timers
4
14.6.5.1. CTR Data Flow
The AES0 module data flow for CTR encryption and decryption shown in Figure 14.5. The data flow is the
same for encryption and decryption. The AES0DCF sfr is always configured to XOR AES0XIN with the
AES Core output.The XOR on the input is not used. The AES core is configured for an encryption opera-
tion. The encryption key is written to AES0KIN. The key size is set to the desired key size.
For an encryption operation, the plaintext is written to the AES0BIN sfr and the ciphertext is read from
AES0YOUT. For decryption, the ciphertext is written to AES0BIN and the plaintext is read from
AES0YOUT.
Note the counter must be incremented after each block using software.
AES0DCFG
AES0BCFG
AES0KIN
internal state
machine
Figure 14.8. Counter Mode Data Flow
Key
In
Rev. 0.5
AES0BIN
Data Out
Data In
Core
AES
AES0YOUT
+
+
Key
Out
AES0XIN
C8051F96x
199

Related parts for C8051F961-A-GM