EDD1216AATA-5 ELPIDA [Elpida Memory], EDD1216AATA-5 Datasheet - Page 9

• Manufacturer Part Number: EDD1216AATA-5
• Description: 128M bits DDR SDRAM (8M words x 16 bits, DDR400)
• Manufacturer: ELPIDA [Elpida Memory]

Timing Parameter Measured in Clock Cycle
tCK
Parameter
Write to pre-charge command delay (same bank)
Read to pre-charge command delay (same bank)
Write to read command delay (to input all data)
Burst stop command to write command delay
Burst stop command to DQ High-Z
Read command to write command delay
(to output all data)
Pre-charge command to High-Z
Write command to data in latency
Write recovery
DM to data in latency
Mode register set command cycle time
Self refresh exit to non-read command
Self refresh exit to read command
Power down entry
Power down exit to command input
Data Sheet E0443E40 (Ver. 4.0)
Symbol
tWPD
tRPD
tWRD
tBSTW
tBSTZ
tRWD
tHZP
tWCD
tWR
tDMD
tMRD
tSNR
tSRD
tPDEN
tPDEX
9
Number of clock cycle
5ns
min.
4 + BL/2
BL/2
2 + BL/2
3
3
3 + BL/2
3
1
3
0
2
15
200
1
1
max.
3
3
1
—
0
1
—
—
—
—
—
—
—
—
—
EDD1216AATA-5
Unit
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK