UAA3522 PHILIPS [NXP Semiconductors], UAA3522 Datasheet - Page 21
![no-image](/images/no-image-200.jpg)
UAA3522
Manufacturer Part Number
UAA3522
Description
Low power dual-band GSM transceiver with an image rejecting front-end
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet
1.UAA3522.pdf
(28 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UAA3522
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
UAA3522H
Manufacturer:
MAX
Quantity:
29 994
Part Number:
UAA3522H
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
UAA3522HL
Manufacturer:
PHI
Quantity:
100
Philips Semiconductors
SERIAL TIMING CHARACTERISTICS
General conditions: V
2000 Feb 18
handbook, full pagewidth
Serial programming clock (pin CLK)
t
t
T
Enable programming (pin EN)
t
t
t
t
t
t
Register serial input data (pin DATA)
t
t
r
f
d(ENL-CLKH)
d(CLKL-ENH)
W(reg)(min)
W(IFLO)(min)
W(RFLO)(min)
su(ENH-CLKH)
su(DATA-CLK)
h(DATA-CLK)
cy(clk)
Low power dual-band GSM transceiver
with an image rejecting front-end
SYMBOL
DATA
EN
CLK
t d(ENL-CLKH)
t su(DATA-CLK)
MSB
rise time
fall time
clock cycle time
delay from enable active to rising clock edge
delay from enable inactive to last falling clock edge
minimum inactive pulse width when consecutively programming
two different registers
minimum inactive pulse width when consecutively programming
two IF divider ratios
minimum inactive pulse width when consecutively programming
two RF divider ratios
enable set-up time to next rising clock edge
set-up time DATA to CLK
hold time DATA to CLK
CC
= 2.8 V; T
t h(DATA-CLK)
amb
= 25 C; see Fig.6; unless otherwise specified.
Fig.6 Serial bus timing diagram.
PARAMETER
T cy(CLK)
ACTIVE
21
t f
LSB
t r
100
40
20
150
150
500
20
20
20
ADDRESS
MIN.
10
10
TYP.
t d(CLKL-ENH)
Objective specification
FCA042
UAA3522HL
t su(ENH-CLKH )
40
40
MAX.
INACTIVE
t W
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
UNIT