ZL50051 ZARLINK [Zarlink Semiconductor Inc], ZL50051 Datasheet - Page 37

no-image

ZL50051

Manufacturer Part Number
ZL50051
Description
8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
Bit
1:0
4
3
2
Reserved
MS[1:0]
Name
MBP
OSB
Reset
Value
0
0
0
0
Memory Block Programming
When LOW, the memory block programming mode is disabled.
When HIGH, the connection memory block programming mode is ready to program
the Local Connection Memory (LCM) and the Backplane Connection Memory
(BCM).
Output Stand By
This bit enables the BSTo0-31 and LSTo0-31 serial outputs.
When LOW, BSTo0-31 and LSTo0-31 are driven HIGH or high impedance,
dependent on the BORS and LORS pin settings respectively.
When HIGH, BSTo0-31 and LSTo0-31 are enabled.
Reserved
Must be set to 0 for normal operation
Memory Select Bits
These three bits select the connection or data memory for subsequent microport
memory access operations:
00 selects Local Connection Memory (LCM) for read or write operations.
01 selects Backplane Connection Memory (BCM) for read or write operations.
10 selects Local Data Memory (LDM) for read-only operation.
11 selects Backplane Data Memory (BDM) for read-only operation.
Output Control with ODE pin and OSB bit
Table 13 - Control Register Bits (continued)
ODE Pin
0
1
1
Zarlink Semiconductor Inc.
ZL50051/3
OSB bit
37
X
0
1
Description
BSTo0-31, LSTo0-31
Disabled
Disabled
Enabled
Data Sheet

Related parts for ZL50051