ZL30101QDC ZARLINK [Zarlink Semiconductor Inc], ZL30101QDC Datasheet - Page 22

no-image

ZL30101QDC

Manufacturer Part Number
ZL30101QDC
Description
T1/E1 Stratum 3 System Synchronizer
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
The presence of input jitter makes it difficult to define when the PLL is locked as it may not be able to align its output
to the input within the required phase distance, dependent on the PLL bandwidth and the input jitter amplitude and
frequency.
Although a short lock time is desirable, it is not always possible to achieve due to other synchronizer requirements.
For instance, better jitter transfer performance is achieved with a lower frequency loop filter which increases lock
time. And better (smaller) phase slope performance (limiter) results in longer lock times.
6.0
This section contains ZL30101 application specific details for power supply decoupling, reset operation, clock and
crystal operation.
6.1
It is recommended to place a 100 nF decoupling capacitor close to the power and ground pairs as shown in Figure
11 to ensure optimal jitter performance.
PLL phase slope limiter,
in-lock phase distance.
Power Supply Decoupling
Applications
3.3 V
Figure 11 - Recommended Power Supply Decoupling
100 nF
100 nF
100 nF
100 nF
100 nF
100 nF
100 nF
Zarlink Semiconductor Inc.
ZL30101
36 AV DD
29 AV
33 AGND
44 AV
41 AGND
45 AV
51 AGND
37 AV
34 GND
40 GND
25 V
23 GND
61 V
1 GND
22
DD
DD
DD
DD
DD
DD
ZL30101
AV
AV
V
CORE
CORE
V
CORE
GND 13
CORE
GND 1
14
35
12
2
100 nF
100 nF
100 nF
100 nF
1.8 V
Data Sheet

Related parts for ZL30101QDC