M58LT128HSB8ZA6 NUMONYX [Numonyx B.V], M58LT128HSB8ZA6 Datasheet - Page 20

no-image

M58LT128HSB8ZA6

Manufacturer Part Number
M58LT128HSB8ZA6
Description
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M58LT128HSB8ZA6
Manufacturer:
ST
Quantity:
10 720
Part Number:
M58LT128HSB8ZA6
Manufacturer:
ST
0
Part Number:
M58LT128HSB8ZA6E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
M58LT128HSB8ZA6E
Manufacturer:
ST
Quantity:
20 000
Part Number:
M58LT128HSB8ZA6F
Manufacturer:
Numonyx/ST Micro
Quantity:
135
Part Number:
M58LT128HSB8ZA6F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Command interface
4.5
4.6
20/110
Clear Status Register command
The Clear Status Register command can be used to reset (set to ‘0’) all error bits (SR1, 3, 4
and 5) in the Status Register.
One Bus Write cycle is required to issue the Clear Status Register command. The Clear
Status Register command does not affect the Read mode of the bank.
The error bits in the Status Register do not automatically return to ‘0’ when a new command
is issued. The error bits in the Status Register should be cleared before attempting a new
Program or Erase command.
Block Erase command
The Block Erase command is used to erase a block. It sets all the bits within the selected
block to ’1’. All previous data in the block is lost.
If the block is protected then the erase operation aborts, the data in the block is not
changed, and the Status Register outputs the error.
The following two Bus Write cycles are required to issue the command:
If the second bus cycle is not the Block Erase Confirm code, Status Register bits SR4 and
SR5 are set and the command is aborted.
Once the command is issued, the bank enters Read Status Register mode and any Read
operation within the addressed bank outputs the contents of the Status Register. A Read
Array command is required to return the bank to Read Array mode.
During Block Erase operations the bank containing the block being erased only accepts the
Read Array, Read Status Register, Read Electronic Signature, Read CFI Query, and the
Program/Erase Suspend command; all other commands are ignored.
The Block Erase operation aborts if Reset, RP, goes to V
guaranteed when the Block Erase operation is aborted, the block must be erased again.
Refer to
about simultaneous operations allowed in banks not being erased.
Typical erase times are given in
See
flowchart for using the Block Erase command.
Appendix
The first bus cycle sets up the Block Erase command.
The second latches the block address and starts the Program/Erase Controller.
Chapter 8: Dual operations and multiple bank architecture
C,
Figure 23: Block Erase flowchart and pseudo code
Table 16: Program/erase times and endurance
IL
. As data integrity cannot be
M58LT128HST, M58LT128HSB
for detailed information
for a suggested
cycles.

Related parts for M58LT128HSB8ZA6