M58LT128HSB8ZA6 NUMONYX [Numonyx B.V], M58LT128HSB8ZA6 Datasheet - Page 15

no-image

M58LT128HSB8ZA6

Manufacturer Part Number
M58LT128HSB8ZA6
Description
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M58LT128HSB8ZA6
Manufacturer:
ST
Quantity:
10 720
Part Number:
M58LT128HSB8ZA6
Manufacturer:
ST
0
Part Number:
M58LT128HSB8ZA6E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
M58LT128HSB8ZA6E
Manufacturer:
ST
Quantity:
20 000
Part Number:
M58LT128HSB8ZA6F
Manufacturer:
Numonyx/ST Micro
Quantity:
135
Part Number:
M58LT128HSB8ZA6F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
M58LT128HST, M58LT128HSB
3
3.1
3.2
3.3
3.4
Bus operations
There are six standard bus operations that control the device. These are Bus Read, Bus
Write, Address Latch, Output Disable, Standby and Reset. See
a summary.
Typically glitches of less than 5 ns on Chip Enable or Write Enable are ignored by the
memory and do not affect Bus Write operations.
Bus Read
Bus Read operations are used to output the contents of the Memory Array, the Electronic
Signature, the Status Register and the Common Flash Interface. Both Chip Enable and
Output Enable must be at V
enable the device. Output Enable is used to gate data onto the output. The data read
depends on the previous command written to the memory (see Command Interface
section). See Figures 9,
Characteristics, for details of when the output becomes valid.
Bus Write
Bus Write operations write commands to the memory or latch input data to be programmed.
A Bus Write operation is initiated when Chip Enable and Write Enable are at V
Enable at V
Enable or Chip Enable, whichever occurs first. The addresses must be latched prior to the
write operation by toggling Latch Enable (when Chip Enable is at V
must be tied to V
See Figures
characteristics, for details of the timing requirements.
Address Latch
Address Latch operations input valid addresses. Both Chip Enable and Latch Enable must
be at V
Latch Enable.
Output Disable
The outputs are high impedance when the Output Enable is at V
IL
during Address Latch operations. The addresses are latched on the rising edge of
IH
15
. Commands, input data and addresses are latched on the rising edge of Write
and 16, Write AC waveforms, and Tables
IH
during the Bus Write operation.
10
IL
and
to perform a Read operation. The Chip Enable input is used to
11
Read AC Waveforms, and Tables
24
and 25, Write AC
Table 3: Bus
IH
.
IL
). The Latch Enable
22
and
Bus operations
operations, for
23
IL
with Output
Read AC
15/110

Related parts for M58LT128HSB8ZA6