PCF2129AT NXP [NXP Semiconductors], PCF2129AT Datasheet - Page 45

no-image

PCF2129AT

Manufacturer Part Number
PCF2129AT
Description
Integrated RTC, TCXO and quartz crystal
Manufacturer
NXP [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCF2129AT
Manufacturer:
NXP
Quantity:
3
Part Number:
PCF2129AT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF2129AT/1
Manufacturer:
NXP
Quantity:
12 246
Part Number:
PCF2129AT/1,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF2129AT/1Ј¬512
Manufacturer:
PH3
Quantity:
3 040
Part Number:
PCF2129AT/2
0
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP
Quantity:
100
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP
Quantity:
30
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP
Quantity:
250
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
PCF2129A_1
Product data sheet
9.1.1 Data transmission
9.1 SPI-bus interface
Data transfer to and from the device is made via a 3 line SPI-bus (see
lines for input and output are split. The data input and output line can be connected
together to facilitate a bidirectional data bus (see
whenever the chip enable line pin CE is inactive.
Table 48.
[1]
The chip enable signal is used to identify the transmitted data. Each data transfer is a
byte, with the Most Significant Bit (MSB) sent first.
The transmission is controlled by the active LOW chip enable signal SDA/CE. The first
byte transmitted is the command byte. Subsequent bytes will be either data to be written
or data to be read (see
The command byte defines the address of the first register to be accessed and the
read/write mode. The address counter will auto increment after every access and will
reset to zero after the last valid register is accessed. The read/write bit (R/W) defines if the
following bytes will be read or write information.
Symbol
SDA/CE
SCL
SDI
SDO
Fig 27. SDI, SDO configurations
Fig 28. Data transfer overview
The chip enable must not be wired permanently LOW.
Serial interface
Function
chip enable input;
active LOW
serial clock input
serial data input
serial data output
data bus
CE
Rev. 01 — 13 January 2010
Figure
COMMAND
28).
[1]
two wire mode
SDO
SDI
Description
when HIGH, the interface is reset;
when CE is HIGH, input may float;
when CE is HIGH, input may float;
push-pull output;
input may be higher than V
input may be higher than V
input may be higher than V
input data is sampled on the rising edge of SCL
drives from V
output data is changed on the falling edge of SCL
DATA
Integrated RTC, TCXO and quartz crystal
single wire mode
SDO
SDI
SS
DATA
Figure
to V
001aai560
BBS
27). The SPI-bus is initialized
;
DD
DD
DD
;
DATA
PCF2129A
Table
© NXP B.V. 2010. All rights reserved.
001aaj347
48). The data
45 of 68

Related parts for PCF2129AT