ia186es Innovasic Semiconductor Inc., ia186es Datasheet - Page 105

no-image

ia186es

Manufacturer Part Number
ia186es
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
1 704
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Company:
Part Number:
ia186es-PQF100I-R-03
Quantity:
11
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
TOSHIBA
Quantity:
53
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186esPQF100IR03
Manufacturer:
ADI/亚德诺
Quantity:
20 000
IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
5.1.51 POLLST (026h) (Master Mode)
POLL STatus Register. This register reflects the current state of the poll register and can be read
without affecting its contents. However, the current interrupt is acknowledged and replaced by
the next interrupt when the poll register is read. The poll status register is read-only (see
Table 72).
Table 72. POLL Status Register
5.1.52 POLL (024h) (Master Mode)
POLL Register. The current interrupt is acknowledged and replaced by the next interrupt when
the poll register is read. The poll status register reflects the current state of the poll register and
can be read without affecting its contents. The poll register is read-only (see Table 73).
IREQ
15
Bit [4]—TMR1 Timer1 Interrupt Mask → This bit provides the state of the mask bit in
the Timer Interrupt Control register. When set to 1, it indicates that the interrupt request
is masked.
Bit [3]—D1/I6 DMA Channel Interrupt 6 Mask → This bit provides the state of the mask
bit in the DMA channel 0 or int5 Interrupt Control register. When set to 1, it indicates
that the interrupt request is masked.
Bit [2]—D0/I5 DMA Channel Interrupt 5 Mask → This bit provides the state of the mask
bit in the DMA channel 1 or int6 Interrupt Control register. When set to 1, it indicates
that the interrupt request is masked.
Bit [0]—TMR0 Timer Interrupt Mask → This bit provides the state of the mask bit in the
Timer Interrupt Control register. When set to 1, it indicates that the interrupt request is
masked.
Bit [15]—IREQ Interrupt Request → This bit is set to 1 when an interrupt is pending and
during this state, the S4–S0 bits contain valid data.
Bits [14–6]—Reserved.
Bit [5–0]—S [5–0] Poll Status → These bits show the interrupt type of the highest
priority pending interrupt.
14
13
12
®
Reserved
11
10
9
8
UNCONTROLLED WHEN PRINTED OR COPIED
7
6
Page 105 of 154
5
IA211050902-15
4
S4–S0
3
2
1
0
December 24, 2008
http://www.Innovasic.com
Customer Support:
Data Sheet
1-888-824-4184

Related parts for ia186es