la-isppac-powr1014a Lattice Semiconductor Corp., la-isppac-powr1014a Datasheet - Page 32

no-image

la-isppac-powr1014a

Manufacturer Part Number
la-isppac-powr1014a
Description
In-system Programmable Power Supply Supervisor, Reset Generator And Sequencing Controller
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
la-isppac-powr1014a-01TN48E
Manufacturer:
LATTICE
Quantity:
171
Part Number:
la-isppac-powr1014a-01TN48E
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
LA-ispPAC-POWR1014/A Automotive Family Data Sheet
Software-Based Design Environment
Designers can configure the LA-ispPAC-POWR1014/A using PAC-Designer, an easy to use, Microsoft Windows
compatible program. Circuit designs are entered graphically and then verified, all within the PAC-Designer environ-
ment. Full device programming is supported using PC parallel port I/O operations and a download cable connected
to the serial programming interface pins of the LA-ispPAC-POWR1014/A. A library of configurations is included with
basic solutions and examples of advanced circuit techniques are available on the Lattice web site for downloading.
In addition, comprehensive on-line and printed documentation is provided that covers all aspects of PAC-Designer
operation. The PAC-Designer schematic window, shown in Figure 5-26, provides access to all configurable LA-isp-
PAC-POWR1014/A elements via its graphical user interface. All analog input and output pins are represented.
Static or non-configurable pins such as power, ground, and the serial digital interface are omitted for clarity. Any
element in the schematic window can be accessed via mouse operations as well as menu commands. When com-
pleted, configurations can be saved, simulated, and downloaded to devices.
Figure 5-26. PAC-Designer LA-ispPAC-POWR1014/A Design Entry Screen
In-System Programming
2
The LA-ispPAC-POWR1014/A is an in-system programmable device. This is accomplished by integrating all E
configuration memory and control logic on-chip. Programming is performed through a 4-wire, IEEE 1149.1 compli-
ant serial JTAG interface at normal logic levels. Once a device is programmed, all configuration information is
2
stored on-chip, in non-volatile E
CMOS memory cells. The specifics of the IEEE 1149.1 serial interface and all LA-
ispPAC-POWR1014/A instructions are described in the JTAG interface section of this data sheet.
Programming LA-ispPAC-POWR1014/A: Alternate Method
Some applications require that the LA-ispPAC-POWR1014/A be programmed before turning the power on to the
entire circuit board. To meet such application needs, the LA-ispPAC-POWR1014/A provides an alternate program-
ming method which enables the programming of the LA-ispPAC-POWR1014/A device through the JTAG chain with
a separate power supply applied just to the programming section of the LA-ispPAC-POWR1014/A device with the
main power supply of the board turned off.
5-32

Related parts for la-isppac-powr1014a