xrt75r12 Exar Corporation, xrt75r12 Datasheet - Page 80

no-image

xrt75r12

Manufacturer Part Number
xrt75r12
Description
Twelve Channel E3/ds3/sts-1 Line Interface Unit With Jitter
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xrt75r12DIB
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xrt75r12DIB-L
Manufacturer:
MURATA
Quantity:
460 000
Part Number:
xrt75r12DIB-L
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xrt75r12IB
Manufacturer:
EXAR
Quantity:
150
Part Number:
xrt75r12IB
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xrt75r12IB
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xrt75r12IB-L
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xrt75r12IB-L
Quantity:
2 021
XRT75R12
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
B
IT
B
7 - 6
N
IT
UMBER
5
7
Reserved
T
ABLE
T
ABLE
PRBS Enable
B
39: XRT75R12 R
Reserved
IT
N
40: C
6
AME
HANNEL
PRBS Enable
Ch_n
B
R/W
IT
T
C
R/W
5
YPE
EGISTER
ONTROL
PRBS Generator and Receiver Enable - Channel_n:
This READ/WRITE bit-field is used to enable or disable the PRBS Generator
and Receiver within a given Channel of the XRT75R12.
If the user enables the PRBS Generator and Receiver, then the following will
happen.
0 - Disables both the PRBS Generator and PRBS Receiver within the corre-
sponding channel.
1 - Enables both the PRBS Generator and PRBS Receiver within the corre-
sponding channel.
N
(n = [0:11] &
OTES
1. The PRBS Generator (which resides within the Transmit Section of
2. The PRBS Receiver (which resides within the Receive Section of the
MAP
R
RLB_n
B
1. To check and monitor PRBS Bit Errors, DR (Dual Rail) mode will be
2. If the user enables the PRBS Generator and PRBS Receiver, the
3. The system must provide an accurate and stable data-rate clock to
R/W
EGISTER
the Channel) will begin to generate an unframed, 2^15-1 PRBS
Pattern (for DS3 and STS-1 applications) and an unframed, 2^23-1
PRBS Pattern (for E3 applications).
Channel) will now be enabled and will begin to search the incoming
data for the above-mentioned PRBS patterns.
:
IT
4
over-ridden and Single Rail mode forced for the duration of this
mode. This will configure the RNEG/LCV_n output pin to function
as a PRBS Error Indicator. All errors will be flagged on this pin.
The errors will also be accumulated in the 16 bit Error counter for
the channel.
Channel will ignore the data that is being accepted from the
System-side Equipment (via the TxPOS_n and TxNEG_n input
pins) and will overwrite this outbound data with the PRBS Pattern.
the TxClk_n pin during this operation.
SHOWING
77
M
- C
= 0-5 & 8-D)
HANNEL
LLB_n
B
C
R/W
IT
HANNEL
3
n A
C
D
DDRESS
ONTROL
ESCRIPTION
E3_n
B
R/W
IT
2
L
R
OCATION
EGISTERS
STS-1/DS3_n
B
R/W
= 0
IT
1
(CC_n)
XM
6
SR/DR_n
REV. 1.0.4
B
R/W
IT
0

Related parts for xrt75r12