lan91c100 Standard Microsystems Corp., lan91c100 Datasheet - Page 19

• Manufacturer Part Number: lan91c100
• Description: Feast ? Ast Ethernet Controller
• Manufacturer: Standard Microsystems Corp.

BYTE COUNT - Divided by two, it defines the
total number of words, including the STATUS
WORD, the BYTE COUNT WORD, the DATA
AREA and the CONTROL BYTE.
The receive byte count always appears as even,
the ODDFRM bit of the receive status word
indicates if the low byte of the last word is
relevant.
The transmit byte count least significant bit will
be assumed 0 by the controller regardless of the
value written in memory.
DATA AREA - The data area starts at offset 4
of the packet structure, and it can extend for up
to 2043 bytes.
ODD If set, indicates an odd number of bytes,
with the last byte being right before the
CONTROL BYTE. If clear, the number of data
bytes is even and the byte before the CONTROL
BYTE is not transmitted.
ODD If set, indicates an odd number of bytes,
with the last byte being right before the
CONTROL BYTE. If clear, the number of data
X
0
X
1
ODD
ODD
CRC
0
19
The
DESTINATION ADDRESS followed by six bytes
of SOURCE ADDRESS, followed by a variable
length number of bytes. On transmit, all bytes
are provided by the CPU, including the source
address. The LAN91C100 does not insert its
own source address. On receive, all bytes are
provided by the CSMA side.
The 802.3 Frame Length word (Frame Type in
Ethernet) is not interpreted by the LAN91C100.
It is treated transparently as data both for
transmit and receive operations.
CONTROL BYTE - For transmit packets the
CONTROL BYTE is written by the CPU as:
CRC When set, CRC will be appended to the
frame. This bit has only meaning if the NOCRC
bit in the TCR is set.
For receive packets the CONTROL BYTE is
written by the controller as:
bytes is even and the byte before the CONTROL
BYTE should be ignored.
0
0
data
area
0
0
contains
0
0
six
bytes
0
0
of