xc5210 Xilinx Corp., xc5210 Datasheet - Page 20

no-image

xc5210

Manufacturer Part Number
xc5210
Description
Logic Cell Array Family , Inc
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5210
Manufacturer:
XILINX
0
Part Number:
xc5210 PQ208
Manufacturer:
ALTERA
0
Part Number:
xc5210 PQ208AKJ
Manufacturer:
XILINX
0
Part Number:
xc5210 PQ240
Manufacturer:
XILINX
0
Part Number:
xc5210 TQ144
Manufacturer:
XILINX
0
Part Number:
xc5210-3PC84C
Manufacturer:
XILINX
Quantity:
88
Part Number:
xc5210-3PC84C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
xc5210-3PQ208C
Manufacturer:
XILINX
Quantity:
624
Part Number:
xc5210-3PQ240C
Manufacturer:
XILINX
Quantity:
624
XC5200 Logic Cell Array Family
Global Lines
Two pairs of horizontal and vertical global lines provide
low-skew clock signals to the CLBs. Global lines are
driven by low-skew buffers inside the VersaRing. The
global lines provide direct input only to the CLB clock pins.
The global lines also connect to the General Routing
Matrix to provide access from these lines to the function
generators and other control signals.
Four clock input pads at the corners of the chip, as shown
in Figure 12, provide a high-speed, low-skew clock
network to each of the four global-line buffers. In addition
to the dedicated pad, the global lines can be sourced by
internal logic. PIPs from several routing channels within
the VersaRing, inside the IOI cell, can also be configured
to drive the global-line buffers.
VersaRing Input/Output Interface
The VersaRing, shown in Figure 13, is positioned between
the core logic and the pad ring; it has all the routing
resources of a VersaBlock without the CLB logic. The
VersaRing decouples the pad ring’s pitch from the core’s
pitch. Each VersaRing Cell provides up to four pad-cell
connections on one side, and connects directly to the CLB
ports on the other side. Depending on placement and pad-
cell pitch, any number of pad cells to a maximum of four
can be connected to a VersaRing cell. Note: there are no
direct connects from the Pads on top and bottom edges.
Input/Output Pad
The I/O pad, shown in Figure 14, consists of an input buffer
and an output buffer. The output driver is an 8-mA full-rail
CMOS buffer with 3-state control. Two slew-rate control
modes are supported to minimize bus transients. Both the
output buffer and the 3-state control are invertible.
Figure 12. Global Lines
GCK2
GCK1
GCK4
GCK3
X5704
16
The input buffer has globally selected CMOS and TTL
input thresholds. The input buffer is invertible and also
provides a programmable delay line to assure reliable
chip-to-chip set-up and hold times. Minimum ESD
protection is 5 KV using the Human Body Model.
Figure 13. VersaRing I/O Interface
Figure 14. XC5200 I/O Block
PAD
GRM
GRM
VersaBlock
VersaBlock
Vcc
2
2
2
2
8
8
10
10
8
8
4
4
4
4
2
2
2
2
VersaRing
Interconnect
Interconnect
8
8
8
Preliminary
Pad
Pad
Pad
Pad
Pad
Pad
Pad
Pad
X4964
X5705
I
O
T

Related parts for xc5210