IDT72V845L15PFI IDT, Integrated Device Technology Inc, IDT72V845L15PFI Datasheet - Page 3

• Manufacturer Part Number: IDT72V845L15PFI
• Description: IC FIFO SYNC 4096X18 128QFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: 72Vr

Specifications of IDT72V845L15PFI

• Function: Asynchronous, Synchronous
• Memory Size: 72K (4K x 18)
• Data Rate: 67MHz
• Access Time: 15ns
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 128-TQFP, 128-VQFP
• Configuration: Quad
• Density: 144Kb
• Access Time (max): 10ns
• Word Size: 18b
• Organization: 4Kx18x2
• Sync/async: Synchronous
• Expandable: Yes
• Bus Direction: Bi-Directional
• Package Type: TQFP
• Clock Freq (max): 66.7MHz
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Supply Current: 60mA
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 128
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 72V845L15PFI

PIN DESCRIPTION
IDT72V805/72V815/72V825/72V835/72V845
3.3 V CMOS DUAL SyncFIFO™ 256 x 18, 512 x 18, 1,024 x 18, 4,096 x 18
Symbol
DA
RSA
WCLKA
WCLKB
WENA
WENB
RCLKA
RENA
RENB
OEA
LDA
LDB
FLA
FLB
WXIA
WXIB
RXIA
RXIB
FFA/IRA
FFB/IRB
EFA/ORA
EFB/ORB
PAEA
PAEB
PAFA
PAFB
WXOA/HFA
WXOB/HFB
RXOA
RXOB
QA
QB
V
GND
CC
0
0
0
–DA
–QA
-QB
17
17
17
Data Inputs
DB
Reset
RSB
Write Clock
Write Enable
Read Clock
RCLKB
Read Enable
Output Enable
OEB
Load
First Load
Write Expansion
Read Expansion
Full Flag/
Input Ready
Empty Flag/
Output Ready
Programmable
Almost-Empty flag
Programmable
Almost-Full Flag
Write Expansion
Read Expansion
Out
Data Outputs
Power
Ground
0
-DB
17
Name
I/O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
Data inputs for an 18-bit bus.
When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF and
PAF go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
When WEN is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK.
When WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is LOW.
When REN is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not
empty.
When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN
is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF is low.
When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a
high-impedance state.
When LD is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH
transition of the WCLK, when WEN is LOW. When LD is LOW, data on the outputs Q0–Q11 is read from the
offset and depth registers on the LOW-to-HIGH transition of the RCLK, when REN is LOW.
In the single device or width expansion configuration, FL together with WXI and RXI etermine if the mode is IDT
Standard mode or First Word Fall Through (FWFT) mode, as well as whether the PAE/PAF flags are synchronous
or asynchronous. (See Table I.) In the Daisy Chain Depth Expansion configuration, FL is grounded on the first
device (first load device) and set to HIGH for all other devices in the Daisy Chain.
In the single device or width expansion configuration, WXI together with FL and RXI Input determine if the mode
is IDT Standard mode or FWFT mode, as well as whether the PAE/PAF flags are synchronous or asynchronous.
(See Table 1.) In the Daisy Chain Depth Expansion configuration, WXI is connected to WXO (Write Expansion
Out) of the previous device.
In the single device or width expansion configuration, RXI together with FL and WXI, Input determine if the mode
is IDT Standard mode or FWFT mode, as well as whether the PAE/PAF flags are synchronous or asynchronous.
(See Table 1.) In the Daisy Chain Depth Expansion configuration, RXI is connected to RXO (Read
Expansion Out) of the previous device.
In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full.
In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to
the FIFO memory.
In the IDT Standard mode, the EF function is selected. EF indicates whether or not the FIFO memory is
empty. In FWFT mode, the OR function is selected. OR indicates whether or not there is valid data available at
the outputs.
When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default offset
at reset is 31 from empty for IDT72V805LB, 63 from empty for IDT72V815LB, and 127 from empty for IDT7V2825LB/
72V835LB/72V845LB.
When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default offset
at reset is 31 from full for IDT72V805LB, 63 from full for IDT72V815LB, and 127 from full for IDT72V825LB/
72V835LB/72V845LB.
In the single device or width expansion configuration, the device is more than half full Out/Half-Full Flag
when HF is LOW. In the depth expansion configuration, a pulse is sent from WXO to WXI of the next device
when the last location in the FIFO is written.
In the depth expansion configuration, a pulse is sent from RXO to RXI of the next device when the last location
in the FIFO is read.
Data outputs for an 18-bit bus.
+3.3V power supply pins.
Ground pins.
3
Description
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
FEBRUARY 11, 2009