CYNSE70256-66BHC Cypress Semiconductor Corp, CYNSE70256-66BHC Datasheet - Page 96

no-image

CYNSE70256-66BHC

Manufacturer Part Number
CYNSE70256-66BHC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CYNSE70256-66BHC

Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Package Type
BGA
Mounting
Surface Mount
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CYNSE70256-66BHC
Manufacturer:
TI
Quantity:
8
Part Number:
CYNSE70256-66BHC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
14.0
Figure 14-1 shows how an NSE subsystem can be formed using a host ASIC and a CYNSE70256 bank. It also shows how this
NSE subsystem is integrated in a switch or router. The CYNSE70256 device can access synchronous and asynchronous SRAMs
by allowing the host ASIC to set the same HLAT parameter in all NSEs within a bank of NSEs.
15.0
The CYNSE70256 device supports the Test Access Port and Boundary Scan Architecture as specified in IEEE JTAG Standard
Number 1149.1. The pin interface to the chip consists of five signals with the standard definitions: TCK, TMS, TDI, TDO, and
TRST_L. Table 15-1 describes the operations that the test access port controller supports, and Table 15-2 describes the TAP
Document #: 38-02035 Rev. *E
Application
JTAG (1149.1) Testing
1 4
1 2
1 0
8
6
4
2
0
0
1 0
A ll I/O S w itc h in g ( 7 5 C)
A ll S e a r c h Hit ( 7 5 C)
A ll S e a r c h Mis s ( 7 5 C)
Figure 14-1. Sample Switch/Router Using the CYNSE70256 Device
Figure 13-3. Power Consumption of CYNSE70256
2 0
P o w e r C o n s u m p t io n o f C Y NS E7 0 2 5 6
3 0
Fr e q u e n c y ( M Hz )
4 0
5 0
6 0
7 0
8 0
CYNSE70256
9 0
Page 96 of 109

Related parts for CYNSE70256-66BHC