XRP7714ILB-0X18-F Exar Corporation, XRP7714ILB-0X18-F Datasheet - Page 14

no-image

XRP7714ILB-0X18-F

Manufacturer Part Number
XRP7714ILB-0X18-F
Description
IC CTRLR PWM/LDO STP-DWN 40TQFN
Manufacturer
Exar Corporation
Series
-r
Datasheet

Specifications of XRP7714ILB-0X18-F

Topology
Step-Down (Buck) Synchronous (4), Linear (LDO) (1)
Function
Any Function
Number Of Outputs
5
Frequency - Switching
1.5MHz
Voltage/current - Output 1
Controller
Voltage/current - Output 2
Controller
Voltage/current - Output 3
Controller
W/led Driver
No
W/supervisor
No
W/sequencer
Yes
Voltage - Supply
4.75 V ~ 25 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
1016-1699
Another power-up timing concern can be observed with slowly increasing input voltages. If the
UVLO Fault threshold is set to a value higher than the value of VIN when AVDD has stabilized and
the enable is asserted; the UVLO Fault could assert prior to VIN reaching its final value. Increasing
the value of the resistor in the RC delay will slow down the enable signal and prevent a premature
UVLO Fault.
S
This 100mA low drop-out regulator can be programmed as 3.3V or 5V in SET_STBLDO_EN_CONFIG
register. Its output is seen on the LDOOUT Pin. This LDO is fully controllable via the Enable Pin
(configured to turn on as soon as power is applied), a GPIO, and/or I
The 5V output setting of the regulator is only available if VIN1 is above 6.3V, and the 3.3V output
setting is available for the entire VIN1 range from 4.75 to 25V.
bypassed with a minimum of 2.2uF ceramic capacitor.
E
The XRP7714 is enabled via raising the ENABLE Pin high.
lowering the same ENABLE Pin.
SOFTRESET Command.
For enabling a specific channel, there are several ways that this can be achieved. The chip can be
configured to enable a channel at start-up as the default configuration residing in the non-volatile
configuration memory of the IC. The channels can also be enabled using GPIO pins and/or an I
Bus serial command. The registers that control the channel enable functions are the
SET_EN_CONFIG and SET_CH_EN_I2C.
I
The XRP7714 integrates Internal Gate Drivers for all 4 PWM channels. These drivers are optimized
to drive both high-side and low side N-MOSFETs for synchronous operations. Both high side and
low side drivers have the capability of driving 1nF load with 30ns rise and fall time. The drivers
have built-in non-overlapping circuitry to prevent simultaneous conduction of the two MOSFETs.
The built-in non-overlapping feature is disabled when the programmable dead time is selected.
P
The programmable dead time feature provides customers the flexibility to optimize the system
performance over PWM switching frequency, efficiency and component selections.
There are three registers to control the dead time. The programmable dead time feature is enabled
in the SET_CONTROL_BIT_REG register. If disabled, the built-in dead time control inside the driver
will take over.
The dead time between the turn off of the low side MOSFET and the turn on of high side MOSFET is
controlled by the SET_DT_RISE_CHx. On the other hand, the dead time between the turn off of
high side MOSFET and the turn on of the low side MOSFET is controlled by SET_DT_FALL_CHx. The
actual LSB of the registers is variable depending on the switching frequency.
© 2011 Exar Corporation
NTERNAL
TANDBY
NABLING
ROGRAMMABLE
L
, D
G
OW
ATE
ISABLING AND
D
D
ROP
D
RIVERS
EAD
-
OUT
T
IME
R
EGULATOR
R
ESET
Q
Q
There is also the capability for resetting the Chip via an I
�������� �������� ( ������ ) =
u
u
a
a
d
d
C
C
h
h
a
a
14/29
n
n
n
n
e
e
�������� × 256
l
l
D
D
i
i
g
g
1
i
i
t
t
a
a
l
l
P
P
The chip can then be disabled by
W
W
M
M
2
C communication.
The standby LDO should be
S
S
t
t
e
e
p
p
D
D
o
o
w
w
n
n
X
X
C
C
R
R
o
o
n
P
n
P
Rev. 1.1.6
t
t
7
7
r
r
o
o
7
7
l
l
1
1
l
l
e
e
2
2
4
4
C
C
r
r

Related parts for XRP7714ILB-0X18-F