ADV7391BCPZ Analog Devices Inc, ADV7391BCPZ Datasheet - Page 96

IC ENCODER VIDEO W/DAC 32-LFCSP

ADV7391BCPZ

Manufacturer Part Number
ADV7391BCPZ
Description
IC ENCODER VIDEO W/DAC 32-LFCSP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet

Specifications of ADV7391BCPZ

Applications
Set-Top Boxes, Video Players, Displays
Voltage - Supply, Analog
2.6 V ~ 3.46 V
Voltage - Supply, Digital
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Package / Case
32-LFCSP
Supply Voltage Range
1.71V To 1.89V
Operating Temperature Range
-40°C To +85°C
Tv / Video Case Style
LFCSP
No. Of Pins
32
Svhc
No SVHC (18-Jun-2010)
Operating Temperature Max
85°C
Operating
RoHS Compliant
Input Format
Digital
Output Format
Analogue
Dac Resolution
10bit
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-ADV7391EBZ - BOARD EVAL FOR ADV7391 ENCODER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7391BCPZ
Manufacturer:
CIRRUS
Quantity:
7 400
Part Number:
ADV7391BCPZ
Manufacturer:
ADI
Quantity:
302
Part Number:
ADV7391BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7391BCPZ-3
Manufacturer:
AD
Quantity:
1 831
Part Number:
ADV7391BCPZ-REEL
Manufacturer:
HIT
Quantity:
530
Part Number:
ADV7391BCPZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADV7390/ADV7391/ADV7392/ADV7393
Table 84. 8-Bit 625i YCrCb In, YPrPb Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x8A
Table 85. 8-Bit 625i YCrCb In (EAV/SAV), RGB Out
Subaddress
0x17
0x00
0x01
0x02
0x80
0x82
Table 86. 8-Bit 625i YCrCb In, RGB Out
Subaddress
0x17
0x00
0x01
0x02
0x80
0x82
0x8A
Table 87. 10-Bit 625i YCrCb In (EAV/SAV), YPrPb Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x88
Setting
0x02
0x1C
0x00
0x11
0xC1
0x0C
Setting
0x02
0x1C
0x00
0x10
0x11
0xC1
Setting
0x02
0x1C
0x00
0x10
0x11
0xC1
0x0C
Setting
0x02
0x1C
0x00
0x11
0xC1
0x10
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled.
Timing Mode 2 (slave). HSYNC/VSYNC
synchronization.
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
RGB output enabled. RGB output sync
enabled.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. RGB out. SSAF PrPb
filter enabled. Active video edge
control enabled.
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
RGB output enabled. RGB output sync
enabled.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. RGB out. SSAF PrPb
filter enabled. Active video edge
control enabled.
Timing Mode 2 (slave). HSYNC/VSYNC
synchronization.
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled.
10-bit input enabled.
Rev. B | Page 96 of 108
Table 88. 10-Bit 625i YCrCb In, YPrPb Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x88
0x8A
Table 89. 10-Bit 625i YCrCb In, CVBS/Y-C Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x88
0x8A
0x8C
0x8D
0x8E
0x8F
Table 90. 10-Bit 625i YCrCb In (EAV/SAV), RGB Out
Subaddress
0x17
0x00
0x01
0x02
0x80
0x82
0x88
0x02
0x1C
0x00
0x11
0xC1
0x10
0x0C
0x02
0x1C
0x00
0x11
0xC3
0x10
0x0C
0xCB
0x8A
0x09
0x2A
0x02
0x1C
0x00
0x10
0x11
0xC1
0x10
Setting
Setting
Setting
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled.
10-bit input enabled.
Timing Mode 2 (slave). HSYNC/VSYNC
synchronization.
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel Data Valid. CVBS/Y-C (S-Video)
Out. SSAF PrPb filter enabled. Active
video edge control enabled.
10-bit input enabled.
Timing Mode 2 (slave). HSYNC/VSYNC
synchronization.
Subcarrier frequency register values
for CVBS and/or S-Video (Y-C) output
in PAL mode (27 MHz input clock).
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
RGB output enabled. RGB output sync
enabled.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. RGB out. SSAF PrPb
filter enabled. Active video edge
control enabled.
10-bit input enabled.

Related parts for ADV7391BCPZ