ADV7391BCPZ Analog Devices Inc, ADV7391BCPZ Datasheet - Page 38

IC ENCODER VIDEO W/DAC 32-LFCSP

ADV7391BCPZ

Manufacturer Part Number
ADV7391BCPZ
Description
IC ENCODER VIDEO W/DAC 32-LFCSP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet

Specifications of ADV7391BCPZ

Applications
Set-Top Boxes, Video Players, Displays
Voltage - Supply, Analog
2.6 V ~ 3.46 V
Voltage - Supply, Digital
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Package / Case
32-LFCSP
Supply Voltage Range
1.71V To 1.89V
Operating Temperature Range
-40°C To +85°C
Tv / Video Case Style
LFCSP
No. Of Pins
32
Svhc
No SVHC (18-Jun-2010)
Operating Temperature Max
85°C
Operating
RoHS Compliant
Input Format
Digital
Output Format
Analogue
Dac Resolution
10bit
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-ADV7391EBZ - BOARD EVAL FOR ADV7391 ENCODER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7391BCPZ
Manufacturer:
CIRRUS
Quantity:
7 400
Part Number:
ADV7391BCPZ
Manufacturer:
ADI
Quantity:
302
Part Number:
ADV7391BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7391BCPZ-3
Manufacturer:
AD
Quantity:
1 831
Part Number:
ADV7391BCPZ-REEL
Manufacturer:
HIT
Quantity:
530
Part Number:
ADV7391BCPZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADV7390/ADV7391/ADV7392/ADV7393
Table 28. Register 0x84 to Register 0x87
SR7 to
SR0
0x84
0x86
0x87
1
2
When set to 0, the horizontal/vertical counters automatically wrap around at the end of the line/field/frame of the selected standard. When set to 1, the
horizontal/vertical counters are free running and wrap around when external sync signals indicate to do so.
Available on the ADV7392/ADV7393 (40-pin devices) only.
Register
SD Mode
Register 4
SD Mode
Register 5
SD Mode
Register 6
Bit Description
Reserved
SD SFL/SCR/TR mode select
SD active video length
SD chroma
SD burst
SD color bars
SD luma/chroma wwap
NTSC color subcarrier adjust (delay from
the falling edge of output HSYNC pulse to
the start of color burst)
Reserved
SD EIA/CEA-861B synchronization
compliance
Reserved
SD horizontal/vertical counter mode
SD RGB color swap
SD luma and color scale control
SD luma scale saturation
SD hue adjust
SD brightness
SD luma SSAF gain
SD input standard autodetection
Reserved
SD RGB input enable
2
2
1
Rev. B | Page 38 of 108
0
1
0
1
0
1
7
6
0
1
0
1
0
5
0
1
0
0
1
Bit Number
4
0
1
0
0
1
3
1
0
1
0
1
0
2
0
0
1
1
0
0
1
1
0
1
0
1
0
0
1
1
0
1
0
0
0
1
0
1
0
1
Register Setting
Disabled.
Subcarrier reset mode enabled.
Timing reset mode enabled.
SFL mode enabled.
720 pixels.
710 (NTSC), 702 (PAL).
Chroma enabled.
Chroma disabled.
Enabled.
Disabled.
Disabled.
Enabled.
DAC 2 = luma, DAC 3 = chroma.
DAC 2 = chroma, DAC 3 = luma.
5.17 μs.
5.31 μs.
5.59 μs (must be set for
Macrovision compliance).
Reserved.
Disabled.
Enabled.
Update field/line counter.
Field/line counter free running.
Normal.
Color reversal enabled.
Disabled.
Enabled.
Disabled.
Enabled.
Disabled.
Enabled.
Disabled.
Enabled.
Disabled.
Enabled.
Disabled.
Enabled.
0 must be written to this bit.
SD YCrCb input.
SD RGB input.
Reset
Value
0x00
0x02
0x00

Related parts for ADV7391BCPZ