MPC885CVR133 Freescale Semiconductor, MPC885CVR133 Datasheet - Page 36

IC MPU POWERQUICC 133MHZ 357PBGA

MPC885CVR133

Manufacturer Part Number
MPC885CVR133
Description
IC MPU POWERQUICC 133MHZ 357PBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC885CVR133

Processor Type
MPC8xx PowerQUICC 32-Bit
Speed
133MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Processor Series
MPC8xx
Core
MPC8xx
Data Bus Width
32 bit
Maximum Clock Frequency
133 MHz
Operating Supply Voltage
0 V to 5 V
Maximum Operating Temperature
+ 95 C
Mounting Style
SMD/SMT
Data Ram Size
8 KB
I/o Voltage
5 V
Interface Type
I2C, SPI, UART
Minimum Operating Temperature
0 C
Program Memory Size
8 KB
Program Memory Type
EPROM/Flash
For Use With
CWH-PPC-885XN-VX - BOARD EVAL QUICCSTART MPC885CWH-PPC-885XN-VE - BOARD EVAL QUICCSTART MPC885
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC885CVR133
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC885CVR133
Manufacturer:
MOTOROLA
Quantity:
745
Part Number:
MPC885CVR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Bus Signal Timing
Table 10
1
Figure 26
Figure 27
36
Num
The I39 and I40 timings describe the testing conditions under which the IRQ lines are tested when being defined as level
sensitive. The IRQ lines are synchronized internally and do not have to be asserted or negated with reference to the CLKOUT.
The I41, I42, and I43 timings are specified to allow correct functioning of the IRQ lines detection circuitry and have no direct
relation with the total system interrupt latency that the MPC885/MPC880 is able to support.
I39
I40
I41
I42
I43
IRQx valid to CLKOUT rising edge (setup time)
IRQx hold time after CLKOUT
IRQx pulse width low
IRQx pulse width high
IRQx edge-to-edge time
provides the interrupt timing for the MPC885/MPC880.
CLKOUT
provides the interrupt detection timing for the external level-sensitive lines.
provides the interrupt detection timing for the external edge-sensitive lines.
CLKOUT
IRQx
IRQx
Figure 26. Interrupt Detection Timing for External Level Sensitive Lines
Figure 27. Interrupt Detection Timing for External Edge Sensitive Lines
MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7
Characteristic
Table 10. Interrupt Timing
1
I39
I43
I41
I40
I43
4 × T
6.00
2.00
3.00
3.00
CLOCKOUT
Min
I42
All Frequencies
Freescale Semiconductor
Max
Unit
ns
ns
ns
ns

Related parts for MPC885CVR133