EP2SGX60EF1152I4 Altera, EP2SGX60EF1152I4 Datasheet - Page 5

IC STRATIX II GX 60K 1152-FBGA

EP2SGX60EF1152I4

Manufacturer Part Number
EP2SGX60EF1152I4
Description
IC STRATIX II GX 60K 1152-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX60EF1152I4

Number Of Logic Elements/cells
60440
Number Of Labs/clbs
3022
Total Ram Bits
2544192
Number Of I /o
534
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1152-FBGA
Family Name
Stratix II GX
Number Of Logic Blocks/elements
60440
# I/os (max)
534
Frequency (max)
732.1MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.2V
Logic Cells
60440
Ram Bits
2544192
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1152
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2186

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX60EF1152I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX60EF1152I4
Manufacturer:
ALTERA
0
Part Number:
EP2SGX60EF1152I4N
Manufacturer:
ALTERA
Quantity:
534
Part Number:
EP2SGX60EF1152I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX60EF1152I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX60EF1152I4N
Manufacturer:
ALTERA
Quantity:
300
Part Number:
EP2SGX60EF1152I4N
0
Altera Corporation
October 2007
ALMs
Equivalent LEs
Transceiver
channels
Transceiver data rate
Source-synchronous
receive channels
Source-synchronous
transmit channels
M512 RAM blocks
(32 × 18 bits)
M4K RAM blocks
(128 × 36 bits)
M-RAM blocks
(4K × 144 bits)
Total RAM bits
Embedded
multipliers (18 × 18)
DSP blocks
PLLs
Maximum user I/O
pins
Table 1–1. Stratix II GX Device Features (Part 1 of 2)
Feature
f
(1)
EP2SGX30C/D
600 Mbps to
6.375 Gbps
C
1,369,728
4
13,552
33,880
202
144
361
31
29
64
16
Certain transceiver blocks can be bypassed. Refer to the
Architecture
more details.
Table 1–1
1
4
D
8
8B/10B encoder and decoder perform 8-bit to 10-bit encoding
and 10-bit to 8-bit decoding
Phase compensation FIFO buffer performs clock domain
translation between the transceiver block and the logic array
Receiver FIFO resynchronizes the received data with the local
reference clock
Channel aligner compliant with XAUI
lists the Stratix II GX device features.
600 Mbps to 6.375 Gbps
364
31
29
chapter in volume 1 of the Stratix II GX Device Handbook for
C
4
4
EP2SGX60C/D/E
2,544,192
24,176
60,440
364
31
29
329
255
144
D
8
4
36
2
534
12
42
42
E
8
Stratix II GX Device Handbook, Volume 1
558
12
47
45
E
EP2SGX90E/F
600 Mbps to
6.375 Gbps
4,520,448
36,384
90,960
488
408
192
48
4
8
650
16
59
59
F
Stratix II GX
EP2SGX130/G
600 Mbps to
6.375 Gbps
Introduction
6,747,840
132,540
53,016
699
609
252
734
20
73
71
63
G
6
8
1–3

Related parts for EP2SGX60EF1152I4