DSPB56374AE Freescale Semiconductor, DSPB56374AE Datasheet - Page 37

IC DSP 24BIT 150MHZ 52-LQFP

DSPB56374AE

Manufacturer Part Number
DSPB56374AE
Description
IC DSP 24BIT 150MHZ 52-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet

Specifications of DSPB56374AE

Interface
Host Interface, I²C, SAI, SPI
Clock Rate
150MHz
Non-volatile Memory
ROM (84 kB)
On-chip Ram
54kB
Voltage - I/o
3.30V
Voltage - Core
1.25V
Operating Temperature
-40°C ~ 110°C
Mounting Type
Surface Mount
Package / Case
52-LQFP
Product
DSPs
Data Bus Width
24 bit
Processor Series
DSP563xx
Core
56000
Numeric And Arithmetic Format
Fixed-Point
Device Million Instructions Per Second
150 MIPS
Maximum Clock Frequency
150 MHz
Program Memory Type
Flash
Program Memory Size
24 KB
Data Ram Size
54 KB
Operating Supply Voltage
1.25 V or 3.3 V
Maximum Operating Temperature
+ 110 C
Mounting Style
SMD/SMT
Interface Type
SIA, SHI
Minimum Operating Temperature
- 40 C
Leaded Process Compatible
Yes
Rohs Compliant
Yes
Peak Reflow Compatible (260 C)
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPB56374AE
Manufacturer:
DELPHI
Quantity:
10 000
Part Number:
DSPB56374AE
Manufacturer:
QFP
Quantity:
591
Part Number:
DSPB56374AE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSPB56374AE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSPB56374AEC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
Note:
No.
36
37
38
39
40
41
42
43
1
2
3
4
5
V
Periodically sampled, not 100% tested
All times assume noise free inputs.
All times assume internal clock frequency of 150 MHz.
Equation applies when the result is positive T
SCK edge following the first SCK
sampling edge to HREQ output
deassertion
Last SCK sampling edge to HREQ output
not deasserted (CPHA = 1)
SS deassertion to HREQ output not
deasserted (CPHA = 0)
SS deassertion pulse width (CPHA = 0)
HREQ in assertion to first SCK edge
HREQ in deassertion to last SCK
sampling edge (HREQ in set-up time)
(CPHA = 1)
First SCK edge to HREQ in not asserted
(HREQ in hold time)
HREQ assertion width
CORE_VDD
= 1.2 5 ± 0.05 V; T
Characteristics
Table 21. Serial Host Interface SPI Protocol Timing (continued)
1,3,4
J
= -40°C to 110°C (52 LQFP) / -40°C to 105°C (80 LQFP), C
DSP56374 Data Sheet, Rev. 4.2
C
.
Master
Master
Master
Master
Mode
Slave
Slave
Slave
Slave
Very Narrow
Very Narrow
Very Narrow
Filter Mode
Bypassed
Bypassed
Bypassed
Narrow
Narrow
Narrow
Wide
Wide
Wide
Serial Host Interface SPI Protocol Timing
3.0 x T
0.5 x T
0.5 x T
0.5 x T
0.5 x T
3.0 x T
3.0 x T
3.0 x T
3.0 x T
Expression
3.0 x T
3.0 x T
3.0 x T
3.0 x T
4.0 x T
4.0 x T
4.0 x T
4.0 x T
2.0 x T
3.0 x T
C
SPICC
SPICC
SPICC
SPICC
C
C
C
C
C
C
C
C
+ 120
+ 30
+ 40
+ 80
+ 30
C
C
C
C
C
+ 5
+ 5
+ 5
+ 5
C
+
+
+
+
L
= 50 pF
107.0
157.0
57.0
67.0
50.0
13.4
Min
100
150
125
225
50
60
63
63
20
0
0
Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
37

Related parts for DSPB56374AE