MC13892JVLR2 Freescale, MC13892JVLR2 Datasheet - Page 108

• Manufacturer Part Number: MC13892JVLR2
• Manufacturer: Freescale

Specifications of MC13892JVLR2

• Operating Temperature (max): 85C
• Operating Temperature (min): -30C
• Mounting: Surface Mount
• Package Type: BGA
• Case Length: 12mm
• Screening Level: Commercial
• Lead Free Status / RoHS Status: Compliant

FUNCTIONAL DEVICE OPERATION
ADC SUBSYSTEM
a first order filtering of the signal across R1. Due to the sampling of the A to D converter and the filtering applied, the longer the
software waits before retrieving the information from the CC, the higher the accuracy. The capacitor will be connected between
the pins CFP and CFM, see
LSB. As a reminder, 1 Coulomb is the equivalent of 1 Ampere during 1 second, so a current of 20 mA during 1 hour is equivalent
to 72C. However, since the resolution of the A to D converter is much finer than 1C, the internal counts are first to be rescaled.
This can be done by setting the ONEC[14:0] bits. The CCOUT[15:0] counter is then increased by 1 with every ONEC[14:0] counts
of the A to D converter. For example, ONEC[14:0] = 000 1010 0011 1101 BIN = 2621 DEC yields 1C count per LSB of
CCOUT[15:0] with R1 = 20 mOhm.
counter. The RSTCC bit gets automatically cleared at the end of the reset period which may take up to 40 μs. The CC is started
by setting the STARTCC bit. The CC is disabled by setting this bit low again. This will not reset the CC settings nor its counters,
so when restarting the CC with STARTCC, the count will continue.
CC is by default permanently corrected for offset and gain errors. This function can be disabled by setting the CCCALDB bit.
However, this is not advisable.
sense resistor and will internally short them together. The CCOUT[15:0] counter will accumulate the analog error over time. The
calibration period can be freely chosen by the implementer and depends on the accuracy required. By setting the ONEC[14:0] = 1
DEC this process is sped up significantly. By reading out the contents of the CCOUT[15:0] and taking into account the calibration
period, software can now calculate the error and account for it. Once the calibration period has finished the CCCALA bit should
be cleared again.
events. To enable dithering the CCDITHER bit should be set. In order for this feature to be operational, the digital calibration
should remain enabled, so the CCCALDB bit should not be set.
108
13892
Table 98. Coulomb Counter Characteristics
The CC results are available in the 2's complement CCOUT[15:0] counter. This counter is preferably reflecting 1 Coulomb per
The CC can be reset by setting the RSTCC bit. This will reset the digital blocks of the CC and will clear the CCOUT[15:0]
When the CC is running it can be calibrated. An analog and a digital offset calibration is available. The digital portion of the
In order to calibrate the analog portion of the CC, the CCCALA bit is set. This will disconnect the inputs of the CC from the
One optional feature is to apply a dithering to the A to D converter to avoid any error in the measurement due to repetitive
Sense resistor R1
Sensed current
On consumption
Resolution
Parameter
Figure
31.
Figure 31. Coulomb Counter Block Diagram
Placed in Battery path of
Charger system
Through R1
CC active
1LSB Increment
Condition
± 1.0
Min
-
-
-
381.47
Typ
20
10
-
Analog Integrated Circuit Device Data
± 3000
Max
Freescale Semiconductor
20
-
-
Unit
m Ω
mA
μ A
μ C