LSI53CF92A LSI, LSI53CF92A Datasheet - Page 43

• Manufacturer Part Number: LSI53CF92A
• Manufacturer: LSI

Specifications of LSI53CF92A

• Lead Free Status / RoHS Status: Not Compliant

2.8.2.6 Limitations
Figure 2.4
Figure 2.4
DB[0:4]
The SCAM protocol continues through successive transfer cycles until
the master device(s) choose to terminate it by releasing C/D and all other
signals. Slave devices notes the release of C/D and release all
other signals.
Low-level mode allows independent control of all SCSI bus signals with
the following two limitations:
SCAM Capabilities
Copyright © 1995–2002 by LSI Logic Corporation. All rights reserved.
Step
DB5
DB6
DB7
The SCSI Reset signal cannot be directly controlled using low-level
mode; however, the Reset SCSI Bus command may be issued during
low-level mode, which asserts SCSI Reset as described in
Section 2.7.2, “Soft Reset,”
The SCSI Parity signal cannot be directly controlled using low-level
mode; however, when the Assert Data Bus (ADB) bit is set, the FSC
generates parity for the SCSI bus using the Low Level Parity Control
(LPC) bit to select even or odd parity.
Note: Signals are shown asserted LOW.
illustrates the SCAM Transfer Cycles.
1
SCAM Transfer Cycles
2
Valid Data Latched
3
4
on
5
page
6
2-16.
7
8
9
2-23