PN5120A0HN1/C1 NXP Semiconductors, PN5120A0HN1/C1 Datasheet - Page 88

no-image

PN5120A0HN1/C1

Manufacturer Part Number
PN5120A0HN1/C1
Description
RF Wireless Misc COMBO ANALOG/DIGI IC
Manufacturer
NXP Semiconductors
Type
Transmission Moduler
Datasheet

Specifications of PN5120A0HN1/C1

Package / Case
HVQFN EP
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 30 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PN5120A0HN1/C1,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PN5120A0HN1/C1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1Ј¬118
Manufacturer:
NXP
Quantity:
6 000
Part Number:
PN5120A0HN1/C1Ј¬151
Manufacturer:
PH3
Quantity:
3 920
NXP Semiconductors
111334
Product data sheet
11.7.3 Additional hardware support for FeliCa and NFC
11.8 CRC co-processor
Additionally to the polling sequence support for the Felica mode, the PN512 supports the
check of the Len-byte.
The received Len-byte in accordance to the registers FelNFC1Reg and FelNFC2Reg:
DataLenMin in register FelNFC1Reg defines the minimum length of the accepted packet
length. This register is six bit long. Each bit represents a length of four bytes.
DataLenMax in register FelNFC2Reg defines the maximum length of the accepted
package. This register is six bit long. Each bit represents a length of four bytes. If set to
logic 1 this limit is ignored. If the length is not in the supposed range, the packet is not
transferred to the FIFO and receiving is kept active.
Example 1:
Example 2:
Only the CRC Preset Value of the CRC co-processor can be configured. The CRC preset
value could be either 0000h, 6363h, A671h or FFFFh depending on the bits CRCPreset in
register ModeReg.
The CRC polynomial for the 16-bit CRC is fixed to x
The CRC coprocessor can be configured to handle the MSB and LSB requirements for
the different protocols.
The following registers allow the configuration of the CRC-coprocessor:
The registers CRCResultReg indicate the result of the CRC calculation. This register is
split into two 8-bit registers indicating the higher and lower byte.
The bit MSBFirst in the register ModeReg indicates that data will be loaded with MSB first.
DataLenMin = 4
– The length shall be greater or equal 16.
DataLenMax = 5
– The length shall be smaller than 20. Valid area: 16, 17, 18, 19
DataLenMin = 9
– The length shall be greater or equal 36.
DataLenMax = 0
– The length shall be smaller than 256. Valid area: 36 to 255
Rev. 3.4 — 8 September 2009
16
+ x
12
+ x
5
+ 1.
Transmission Module
© NXP B.V. 2010. All rights reserved.
PN512
88 of 131
PUBLIC

Related parts for PN5120A0HN1/C1