PN5120A0HN1/C1 NXP Semiconductors, PN5120A0HN1/C1 Datasheet - Page 34

no-image

PN5120A0HN1/C1

Manufacturer Part Number
PN5120A0HN1/C1
Description
RF Wireless Misc COMBO ANALOG/DIGI IC
Manufacturer
NXP Semiconductors
Type
Transmission Moduler
Datasheet

Specifications of PN5120A0HN1/C1

Package / Case
HVQFN EP
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 30 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PN5120A0HN1/C1,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PN5120A0HN1/C1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1Ј¬118
Manufacturer:
NXP
Quantity:
6 000
Part Number:
PN5120A0HN1/C1Ј¬151
Manufacturer:
PH3
Quantity:
3 920
NXP Semiconductors
111334
Product data sheet
8.2.2.10 DemodReg
Defines demodulator settings.
Table 55.
Table 56.
Bit
7 to 6
4
4
3 to 2
1 to 0
Access
Rights
Symbol
AddIQ
FixIQ
-
TauRcv
TauSync
DemodReg register (address 19h); reset value: 4Dh, 01001101b
Description of DemodReg bits
r/w
7
AddIQ
Description
Defines the use of I and Q channel during reception
Note: FixIQ has to be set to logic 0 to enable the following settings.
Value
00
01
10
11
If set to logic 1 and the bits of AddIQ are set to X0, the reception is fixed to
I channel.
If set to logic 1 and the bits of AddIQ are set to X1, the reception is fixed to
Q channel.
Reserved for future use.
Changes the time constant of the internal PLL during data reception.
Note: If set to 00, the PLL is frozen during data reception.
Changes the time constant of the internal PLL during burst.
Rev. 3.4 — 8 September 2009
r/w
6
Description
Select the stronger channel
Select the stronger and freeze the selected during communication
combines the I and Q channel
Reserved
FixIQ
r/w
5
RFU
4
0
r/w
3
TauRcv
r/w
2
Transmission Module
© NXP B.V. 2010. All rights reserved.
r/w
1
TauSync
PN512
34 of 131
r/w
PUBLIC
0

Related parts for PN5120A0HN1/C1