PN5120A0HN1/C1 NXP Semiconductors, PN5120A0HN1/C1 Datasheet - Page 13

no-image

PN5120A0HN1/C1

Manufacturer Part Number
PN5120A0HN1/C1
Description
RF Wireless Misc COMBO ANALOG/DIGI IC
Manufacturer
NXP Semiconductors
Type
Transmission Moduler
Datasheet

Specifications of PN5120A0HN1/C1

Package / Case
HVQFN EP
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 30 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PN5120A0HN1/C1,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PN5120A0HN1/C1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1Ј¬118
Manufacturer:
NXP
Quantity:
6 000
Part Number:
PN5120A0HN1/C1Ј¬151
Manufacturer:
PH3
Quantity:
3 920
NXP Semiconductors
111334
Product data sheet
8.2.1.1 PageReg
8.2.1.2 CommandReg
8.2.1 Page 0: Command and status
8.2 Register description
Selects the register page.
Table 7.
Table 8.
Starts and stops command execution.
Table 9.
Table 10.
Bit
7
6 to 2
1 to 0
Bit
7 to 6
5
4
3 to 0
Access
Access
Rights
Rights
Symbol
UsePageSelect
-
PageSelect
UsePage Select
Symbol
-
RcvOff
PowerDown
Command
PageReg register (address 00h); reset value: 00h, 0000000b
Description of PageReg bits
CommandReg register (address 01h); reset value: 20h, 00100000b
Description of CommandReg bits
RFU
7
0
r/w
7
Rev. 3.4 — 8 September 2009
RFU
6
0
Description
Reserved for future use.
Set to logic 1, the analog part of the receiver is switched off.
Set to logic 1, Soft Power-down mode is entered.
Set to logic 0, the PN512 starts the wake up procedure. During this
procedure this bit still shows a 1. A 0 indicates that the PN512 is ready
for operations; see
Note: The bit Power Down cannot be set, when the command
SoftReset has been activated.
Activates a command according to the Command Code. Reading this
register shows, which command is actually executed (see
“PN512 Commands
Description
Set to logic 1, the value of PageSelect is used as register address A5
and A4. The LSB-bits of the register address are defined by the
address pins or the internal address latch, respectively.
Set to logic 0, the whole content of the internal address latch defines
the register address. The address pins are used as described in
Section 10.1 “Automatic host controller interface type
Reserved for future use.
The value of PageSelect is used only if UsePageSelect is set to
logic 1. In this case it specifies the register page (which is A5 and A4
of the register address).
RFU
6
0
RcvOff
r/w
5
RFU
5
0
Power Down
Section 16.2 “Soft
overview”).
dy
4
RFU
4
0
RFU
dy
3
3
0
Power-down”.
RFU
dy
2
Transmission Module
Command
2
0
© NXP B.V. 2010. All rights reserved.
detection”.
dy
r/w
1
PageSelect
1
PN512
Section 18.3
13 of 131
PUBLIC
r/w
dy
0
0

Related parts for PN5120A0HN1/C1