N25Q128A13BF840E NUMONYX, N25Q128A13BF840E Datasheet - Page 131

no-image

N25Q128A13BF840E

Manufacturer Part Number
N25Q128A13BF840E
Description
128MBQUAD IO,XIP VDFPN 8X6 3VT&R
Manufacturer
NUMONYX
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
N25Q128A13BF840E
Manufacturer:
MICRON
Quantity:
20 000
9.3.1
1)
2)
Multiple I/O Read Identification (MIORDID)
The Multiple Input/Output Read Identification (MIORDID) instruction allows to read the
device identification data in the QIO-SPI protocol:
Unlike the RDID instruction of the Extended SPI protocol, the Multiple Input/Output
instruction can not read the Unique ID code (UID) (17 bytes).
For further details on the manufacturer and device identification codes, see
Identification
Any Multiple Input/Output Read Identification (MIORDID) instruction while an Erase or
Program cycle is in progress, is not decoded, and has no effect on the cycle that is in
progress.
The device is first selected by driving Chip Select (S) Low. Then, the 8-bit instruction code
for the instruction is shifted in parallel on the 4 pins DQ0, DQ1, DQ2 and DQ3. After this, the
24-bit device identification, stored in the memory, will be shifted out on again in parallel on
DQ0, DQ1, DQ2 and DQ3. The identification bits are shifted out 4 at a time during the falling
edge of Serial Clock (C).
The Read Identification (RDID) instruction is terminated by driving Chip Select (S) High at
any time during data output.
When Chip Select (S) is driven High, the device is put in the Standby Power mode. Once in
the Standby Power mode, the device waits to be selected, so that it can receive, decode and
execute instructions.
Multiple I/O Read Identification (MIORDID) instruction sequence and data-out sequence
QIO-SPI.
The number of Dummy Clock cycles is configurable by the use
SSE is only available in devices with Bottom or Top architecture
Manufacturer identification (1 byte)
Device identification (2 bytes)
(RDID).
r.
9.1.1: Read
131/180

Related parts for N25Q128A13BF840E