SI3461-KIT Silicon Laboratories Inc, SI3461-KIT Datasheet
![BOARD EVAL FOR SI3461](/photos/9/15/91539/si3461-kit_sml.jpg)
SI3461-KIT
Specifications of SI3461-KIT
Related parts for SI3461-KIT
SI3461-KIT Summary of contents
Page 1
Si3460 E VALUATION 1. Introduction This document is intended to be used in conjunction with the Si3460 data sheet for designers interested in: An introduction to Power-over-Ethernet (PoE) and Power Sourcing Equipment (PSE) design considerations How the Si3460 ...
Page 2
Si3460-EVB POWER SOURCING EQUIPMENT (PSE Figure 1. Power Carried Over the Spare Pair (10/100BASE-T Applications Only) Note: This is the connection scheme implemented on the Si3460-EVB reference design. POWER SOURCING EQUIPMENT (PSE) ± TX ...
Page 3
PSE Detection, Classification, Power-Up, and Power Removal The basic sequence for applying power is shown in Figure 3. Following is a description of the functions that must be performed in each phase 20.5 V 15.5 ...
Page 4
Si3460-EVB 4.2. Classification Classification is optional and is performed by applying between 15.5 and 20 the PD and measuring the current. The maximum power level that can be drawn by the PD is determined according the following table. ...
Page 5
The Si3460 PSE Controller In addition to providing a complete dc-dc controller to generate the PSE output supply, the Si3460 is a fully IEEE compliant PSE power management controller. The Si3460 is specifically designed and configured to work with ...
Page 6
Si3460-EVB 5.2. CTRL1 and CTRL2 These two pins are the output of two 96 kHz 8-bit pulse width modulators. The output of these pins is averaged using R15, R29, and C5 to produce a dc level across C5 that is ...
Page 7
Power-Up After successful classification, the Si3460 is configured to produce a nominal –50 V output voltage. The overload current limits are set based on the classification voltage on the STATUS pin at powerup. Refer to Table 1 of the ...
Page 8
Si3460-EVB 5.10. Status LED Function During the normal detection sequence, the STATUS LED flashes at approximately 3 times per second as the detection process continues. After successful power up, the LED glows continuously. If there is an error condition (i.e., ...
Page 9
Design and Layout Considerations 6.1. General Recommendations The Si3460-EVB schematic and layout are intended to be used as a reference for all customer designs. The Si3460-EVB has been tested by the University of New Hampshire Interoperability Lab (UNH IoL) ...
Page 10
Si3460-EVB 6.7. R43 and R47 Resistors R43 and R47 together dissipate about power during normal operation. Resistors R43, R47, and R44 (127 ) are chosen based on the IEEE minimum disconnect current specifications and to ensure good ...
Page 11
Output Voltage and Load Current Waveforms Figures 4 through 9 show output voltage and load current waveforms during startup and fault conditions. See the Si3460-EVB schematics in Figures 10 and 11. Figure 4. Waveform Showing Detection Pulse into Open-Circuit ...
Page 12
Si3460-EVB Figure 6. Waveforms Showing Successful Powerup CH1: Output Voltage (V Figure 7. Disconnect Waveforms with Time Delay of 350 ms 12 CH1: Output Voltage (V Load = 25 k ) OUT+ CH2: Load Current I (V OUT+ OUT+ Rev. ...
Page 13
CH1: Output Voltage (V CH2: Load Current I Figure 8. Waveform Showing Overcurrent Disconnect Delay Time CH2: Load Current I Figure 9. Overcurrent during Startup with 400 mA Overload ) OUT OUT+ OUT+ CH1: Output ...
Page 14
Si3460-EVB 8. Si3460-EVB Schematics and PCB Layout Full schematics and layout information are provided in the following sections. To ensure you are using the latest schematic and PCB layout database revisions, download the following zip file from the Silicon Laboratories ...
Page 15
C22 C22 R46 2K R46 53.6K R48 53.6K R48 53.6K R49 53.6K R49 470pF 470pF C10 C10 10K 10K R19 R19 Rev. 1.1 Si3460-EVB 15 ...
Page 16
Si3460-EVB 8.2. PCB Layout Figure 12. Top Side Component Placement 16 Figure 13. Top Side Interconnect Rev. 1.1 ...
Page 17
Figure 14. Si3460 Ground Plane Figure 15. Si3460 Power Plane Rev. 1.1 Si3460-EVB 17 ...
Page 18
Si3460-EVB 18 Figure 16. Bottom Side Interconnect Rev. 1.1 ...
Page 19
BOM Component Considerations See Section “10. Bill of Materials”. To achieve optimal performance and full specification compliance, Silicon Labs strongly encourages the use of the components and vendor part numbers listed in the BOM. If alternate components must be ...
Page 20
Si3460-EVB 10. Bill of Materials Table 4. Si3460-EVB Bill of Materials Qty Ref Value Rating External PSE BOM (R-BOM) 4 C1,C7, 0.1 µF 100 V C8, C21, C22 1 C16 1 µ µF 6.3 V ...
Page 21
Table 4. Si3460-EVB Bill of Materials (Continued) Qty Ref Value Rating 1 R30 2 k - see table 2 R22,R24 1 k 332 1 R40 127 1 R44 1 R41 18.2 k 1 R42 1.82 k 1 R45 ...
Page 22
Si3460-EVB Table 4. Si3460-EVB Bill of Materials (Continued) Qty Ref Value Rating Si3460 PSE Controller, GbE Common Mode Chokes, Status LED, and Other Optional Components 1 U2 Si3460 PSE + PWM DC-DC Controller 1 D13 551-0207 LED 1 J4 JACK ...
Page 23
Operating the Si3460-EVB The Si3460-EVB itself is very simple to use. Only a basic power source (i.e., a wall wart) with at least rating is needed for connection to J4. The ...
Page 24
Si3460-EVB 12. Summary With its integrated dc-dc converter and fully compliant PSE interface, the Si3460-EVB provides a simple and comprehensive applications solution for PSE systems designers who require IEEE-compliant PSE functionality and safe operation with standard telephone interfaces and voltages. ...
Page 25
OCUMENT HANGE IST Revision 0.1 to Revision 0.2 Updated Figure 17, “Si3460-EVB,” on page 23. Revised document formatting throughout. Revision 0.2 to Revision 0.3 Added Figures 4 through 9. Updated "2. Overview of ...
Page 26
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...