STEVAL-ISQ002V1 STMicroelectronics, STEVAL-ISQ002V1 Datasheet - Page 46

• Manufacturer Part Number: STEVAL-ISQ002V1
• Description: BOARD EVAL BASED ON ST72264G1
• Manufacturer: STMicroelectronics

Specifications of STEVAL-ISQ002V1

• Main Purpose: Interface, PMBus
• Embedded: Yes, MCU, 8-Bit
• Utilized Ic / Part: ST72F264
• Primary Attributes: The PMBus™ Interface Using the ST7 I2C Peripheral
• Secondary Attributes: Firmware in C Language
• Product: Power Management Modules
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-6423

ST72260Gx, ST72262Gx, ST72264Gx
MISCELLANEOUS REGISTERS (Cont’d)
10.3 MISCELLANEOUS REGISTER DESCRIPTION
MISCELLANEOUS REGISTER 1 (MISCR1)
Read/Write
Reset Value: 0000 0000 (00h)
Bits 7:6 = IS1[1:0] ei1 sensitivity
The interrupt sensitivity, defined using the IS1[1:0]
bits, is applied to the ei1 external interrupts. These
two bits can be written only when the I[1:0] bits in
the CC register are set to 1 (interrupt masked).
ei1: Port B (C optional)
Bit 5 = MCO Main clock out selection
This bit enables the MCO alternate function on the
PC2 I/O port. It is set and cleared by software.
0: MCO alternate function disabled (I/O pin free for
1: MCO alternate function enabled (f
Bits 4:3 = IS0[1:0] ei0 sensitivity
The interrupt sensitivity, defined using the IS0[1:0]
bits, is applied to the ei0 external interrupts. These
two bits can be written only when the I[1:0] bits in-
the CC register are set to 1 (interrupt masked).
ei0: Port A (C optional)
46/172
Falling edge & low level
Rising edge only
Falling edge only
Rising and falling edge
Falling edge & low level
Rising edge only
Falling edge only
Rising and falling edge
IS11
general-purpose I/O)
port)
7
External Interrupt Sensitivity
External Interrupt Sensitivity
IS10 MCO IS01
IS00
CP1
CPU
CP0
IS11 IS10
IS01 IS00
on I/O
0
1
0
1
0
0
1
1
SMS
0
0
1
0
1
0
1
0
1
Bits 2:1 = CP[1:0] CPU clock prescaler
These bits select the CPU clock prescaler which is
applied in the various slow modes. Their action is
conditioned by the setting of the SMS bit. These
two bits are set and cleared by software
Bit 0 = SMS Slow mode select
This bit is set and cleared by software.
0: Normal mode. f
1: Slow mode. f
See low power consumption mode and MCC
chapters for more details.
f
CPU
in SLOW mode
f
f
f
f
OSC2
OSC2
OSC2
OSC2
/ 16
CPU
/ 2
/ 4
/ 8
CPU
is given by CP1, CP0
=
f
OSC2
CP1
0
1
0
1
CP0
0
0
1
1