CDB42428 Cirrus Logic Inc, CDB42428 Datasheet
CDB42428
Specifications of CDB42428
Related parts for CDB42428
CDB42428 Summary of contents
Page 1
... A/V receivers, DVD receivers, digital speaker and automotive audio systems. The CS42428 is available in a 64-pin LQFP package in both Commercial (-10° to 70° C) and Automotive (-40° to 85° C) grades. The CDB42428 Customer Dem- onstration board is also available for device evaluation. Refer to “Ordering Information” on page ...
Page 2
TABLE OF CONTENTS 1. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 6 SPECIFIED OPERATING CONDITIONS ............................................................................................... 6 ABSOLUTE MAXIMUM RATINGS ......................................................................................................... 6 ANALOG INPUT CHARACTERISTICS .................................................................................................. 7 A/D DIGITAL FILTER CHARACTERISTICS .......................................................................................... 8 ANALOG OUTPUT CHARACTERISTICS .............................................................................................. 9 D/A DIGITAL FILTER CHARACTERISTICS ........................................................................................ ...
Page 3
Clock Control (address 06h) ........................................................................................................... 48 6.8 OMCK/PLL_CLK Ratio (address 07h) (Read Only) ....................................................................... 49 6.9 Clock Status (address 08h) (Read Only) ........................................................................................ 50 6.10 Volume Transition Control (address 0Dh) .................................................................................... 51 6.11 Channel Mute (address 0Eh) ........................................................................................................ 52 ...
Page 4
Figure 16.ADCIN1/ADCIN2 Serial Audio Format ...................................................................................... 30 Figure 17.OLM Configuration #1 ............................................................................................................... 31 Figure 18.OLM Configuration #2 ............................................................................................................... 32 Figure 19.OLM Configuration #3 ............................................................................................................... 33 Figure 20.OLM Configuration #4 ............................................................................................................... 34 Figure 21.Control Port Timing in SPI Mode .............................................................................................. 35 ...
Page 5
LIST OF TABLES Table 1. Common OMCK Clock Frequencies ............................................................................................ 24 Table 2. Common PLL Output Clock Frequencies..................................................................................... 24 Table 3. Slave Mode Clock Ratios ............................................................................................................. 25 Table 4. Serial Audio Port Channel Allocations ......................................................................................... 26 Table 5. DAC De-Emphasis ...
Page 6
CHARACTERISTICS AND SPECIFICATIONS (All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and T = 25° C.) A SPECIFIED OPERATING CONDITIONS (AGND=DGND=0, ...
Page 7
ANALOG INPUT CHARACTERISTICS (T = 25° 3.3 V, Logic “0” = DGND =AGND = 0 V; Logic “1” = VLS = VLC = 5 V; Measurement A Bandwidth ...
Page 8
A/D DIGITAL FILTER CHARACTERISTICS Parameter Single-Speed Mode ( kHz sample rates) Passband (-0.1 dB) Passband Ripple Stopband Stopband Attenuation Total Group Delay (Fs = Output Sample Rate) Group Delay Variation vs. Frequency Double-Speed Mode (50 to 100 kHz ...
Page 9
ANALOG OUTPUT CHARACTERISTICS (T = 25° 3.3 V, Logic “0” = DGND =AGND = 0 V; Logic “1” = VLS = VLC = 5V; Measurement A Bandwidth kHz unless ...
Page 10
D/A DIGITAL FILTER CHARACTERISTICS Parameter Combined Digital and On-chip Analog Filter Response - Single-Speed Mode - 48 kHz Passband (Note 9) to -0.01 dB corner corner Frequency Response kHz StopBand StopBand Attenuation Group ...
Page 11
SWITCHING CHARACTERISTICS (For CQZ -10 to +70° C; For DQZ =VLC= 3.3 V, VLS = 1 5.25 V; Inputs: Logic 0 = DGND, Logic 1 = VLS, C Parameters ...
Page 12
SWITCHING CHARACTERISTICS - CONTROL PORT - I²C FORMAT (For CQZ -10 to +70° C; For DQZ Inputs: Logic 0 = DGND, Logic 1 = VLC, C Parameter SCL Clock Frequency RST Rising Edge to Start Bus ...
Page 13
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI (For CQZ -10 to +70° C; For DQZ Inputs: Logic 0 = DGND, Logic 1 = VLC, C Parameter CCLK Clock Frequency CS High Time Between Transmissions CS Falling ...
Page 14
DC ELECTRICAL CHARACTERISTICS (T = 25° C; AGND=DGND=0, all voltages with respect to ground; OMCK=12.288 MHz; Master Mode) A Parameter Power Supply Current (Note 22) Interface current, VLC=5 V power-down state (all supplies) Power Consumption VA=5 V, VD=VLS=VLC=3.3 V VA=5 ...
Page 15
DIGITAL INTERFACE CHARACTERISTICS (For CQZ +25° C; For DQZ Parameters (Note 26) High-Level Input Voltage Low-Level Input Voltage High-Level Output Voltage Low-Level Output Voltage Serial Port, ...
Page 16
PIN DESCRIPTIONS DAC_SDIN1 DAC_SCLK DAC_LRCK DG ND SCL/CCLK SDA/CDOUT AD1/CDIN AD0/CS AINR- AINR+ AINL+ AINL- Pin Name # Pin Description DAC_SDIN1 1 DAC_SDIN2 64 DAC Serial Audio Data Input (Input) - Input for two’s complement serial audio data. DAC_SDIN3 ...
Page 17
Reset (Input) - The device enters a low power mode and all internal registers are reset to their default RST 12 settings when low. 13 AINR- Differential Right Channel Analog Input (Input) - Signals are presented differentially to the delta-sigma ...
Page 18
TYPICAL CONNECTION DIAGRAMS +3 µ µF Optional +3.3 V CS8416 to +5.0 V Receiver S/PDIF RMCK OSC CS5361 A/D Converter CS5361 A/D Converter Digital Audio Processor Micro- Controller Ω ...
Page 19
µ µ µ µ ...
Page 20
APPLICATIONS 4.1 Overview The CS42428 is a highly integrated mixed-signal 24-bit audio codec comprised of 2 analog-to-digital con- verters (ADC), implemented using multi-bit delta-sigma techniques, and 8 digital-to-analog converters (DAC). Other functions integrated within the codec include independent digital ...
Page 21
High-Pass Filter and DC Offset Calibration The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation filter. The high-pass filter can be independently enabled and disabled. If the HPF_Freeze bit is set ...
Page 22
Digital Volume and Mute Control Each DAC’s output level is controlled via the Volume Control registers operating over the range -127 dB attenuation with 0.5 dB resolution. See 14h, 15h, 16h)” on page 0.125 dB at ...
Page 23
Clock Generation The clock generation for the CS42428 is shown in the figure below. The internal MCLK is derived from the output of the PLL or a master clock source attached to OMCK. The mux selection is controlled by ...
Page 24
OMCK System Clock Mode A special clock-switching mode is available that allows the clock that is input through the OMCK pin to be used as the internal master clock. This feature is controlled by the SW_CTRLx bits in register ...
Page 25
When the device is clocked from OMCK, the frequency of OMCK must be at least twice the frequency of the fastest Slave Mode, SCLK. For example, if both serial ports are in Slave Mode with one SCLK running at 32x ...
Page 26
DAC_SDIN1 DAC_SDIN2 DAC_SDIN3 DAC_SDIN4 ADC_SDOUT ADCIN1 ADCIN2 Table 4. Serial Audio Port Channel Allocations 26 Serial Inputs / Outputs left channel DAC #1 right channel DAC #2 One-Line Mode DAC channels 1,2,3,4,5,6 left channel DAC #3 right channel DAC #4 ...
Page 27
Serial Audio Interface Formats The DAC_SP and ADC_SP digital audio serial ports support five formats with varying bit depths from shown in Figures 11 “Functional Mode (address 03h)” on page 43 diagrams below, Single-Speed Mode ...
Page 28
DAC_LRCK ADC_LRCK DAC_SCLK ADC_SCLK DAC_SDINx - MSB ADC_SDOUT I²S Mode, Data Valid on Rising Edge of SCLK Bits/Sample Master 64, 128, 256 ...
Page 29
DAC_LRCK Left Channel ADC_LRCK DAC_SCLK ADC_SCLK DAC_SDIN1 DAC3 20 clks 20 clks D AC7 DAC_SDIN4 20 clks A DC1 A DC3 ADC_SDOUT 20 clks 20 clks One Line Data Mode #1, ...
Page 30
ADCIN1/ADCIN2 Serial Data Format The two serial data lines which interface to the optional external ADCs, ADCIN1 and ADCIN2, support only left-justified, 24-bit samples at 64Fs or 128Fs. This interface is not affected by any of the serial port ...
Page 31
One-Line Mode (OLM) Configurations 4.5.4.1 OLM Config #1 One-Line Mode Configuration #1 can support channels of DAC data, and 6 channels of ADC data. This is the only configuration which will support up to 24-bit samples ...
Page 32
OLM Config #2 This configuration will support channels of DAC data or 6 channels of ADC data and will handle up to 20-bit samples at a sampling-frequency of 96 kHz on all channels for both the ...
Page 33
OLM Config #3 This configuration will support channels of DAC data and 6 channels of ADC data. OLM Config #3 will handle up to 20-bit ADC samples kHz and 24-bit DAC ...
Page 34
OLM Config #4 This One-Line Mode configuration can support channels of DAC data on 2 DAC_SDIN pins and 2 channels of ADC data and will handle up to 24-bit samples at a sampling frequency of 48 ...
Page 35
Control Port Description and Timing The control port is used to access the registers, allowing the CS42428 to be configured for the desired op- erational modes and formats. The operation of the control port may be completely asynchronous with ...
Page 36
I²C Mode In I²C mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. There pin. Pins AD0 and AD1 form the two least-significant bits of ...
Page 37
Send start condition. Send 10011xx1(chip address & read operation). Receive acknowledge bit. Receive byte, contents of selected register. Send acknowledge bit. Send stop condition. Setting the auto increment bit in the MAP allows successive reads or writes of consecutive registers. ...
Page 38
... FILT+, VQ and LPFLT pins in order to avoid unwanted coupling into the modulators and PLL. The FILT+ and VQ decoupling capacitors, particularly the 0.1 µF, must be positioned to minimize the electrical path from FILT+ and REFGND. The CDB42428 evaluation board demonstrates the optimum lay- out and power supply arrangements. ...
Page 39
REGISTER QUICK REFERENCE Addr Function 7 ID 01h Chip_ID3 Chip_ID2 page 42 1 default Power Con- 02h Reserved PDN_PLL trol page 43 0 default Functional 03h DAC_FM1 DAC_FM0 Mode page 43 0 default Interface 04h DIF1 Formats page 45 ...
Page 40
Addr Function 7 Vol. Control 13h A3_VOL7 A3_VOL6 A3 page 53 0 default Vol. Control 14h B3_VOL7 B3_VOL6 B3 page 53 0 default Vol. Control 15h A4_VOL7 A4_VOL6 A4 page 53 0 default Vol. Control 16h B4_VOL7 B4_VOL6 B4 page ...
Page 41
Addr Function 7 Interrupt 23h UNLOCK0 Reserved Mode LSB page 57 0 default 24h- Reserved Reserved Reserved 27h default 0 28h Reserved Reserved MUTEC page 57 0 default GPO7 29h Mode1 Mode0 page 58 0 default GPO6 2Ah Mode1 Mode0 ...
Page 42
REGISTER DESCRIPTION All registers are read/write except for the I.D. and Revision Register, OMCK/PLL_CLK Ratio Register, Clock Status and Interrupt Status Register which are read only. See the following bit definition tables for bit assignment informa- tion. The default ...
Page 43
Power Control (address 02h Reserved PDN_PLL PDN_ADC 6.3.1 POWER DOWN PLL (PDN_PLL) Default = 0 Function: When enabled, the PLL is held in a reset state advised that any change of this bit be made ...
Page 44
ADC FUNCTIONAL MODE (ADC_FMX) Default = Single-Speed Mode ( kHz sample rates Double-Speed Mode (50 to 100 kHz sample rates Quad-Speed Mode (100 to 192 kHz sample rates ...
Page 45
Interface Formats (address 04h DIF1 DIF0 ADC_OL1 6.5.1 DIGITAL INTERFACE FORMAT (DIFX) Default = 01 Function: These bits select the digital interface format used for the ADC & DAC Serial Port when not in One-Line Mode. The ...
Page 46
CODEC RIGHT-JUSTIFIED BITS (CODEC_RJ16) Default = 0 Function: This bit determines how many bits to use during Right-Justified Mode for the DAC and ADC. By de- fault, the DAC and ADC will be in RJ24 bits, but can be ...
Page 47
INTERPOLATION FILTER SELECT (FILT_SEL) Default = 0 Function: This feature allows the user to select whether the DAC interpolation filter has a fast- or slow roll-off. For filter characteristics, please See 0 - Fast roll-off Slow roll-off. ...
Page 48
Clock Control (address 06h RMCK_DIV1 RMCK_DIV0 OMCK Freq1 6.7.1 RMCK DIVIDE (RMCK_DIVX) Default = 00 Function: Divides/multiplies the internal MCLK, either from the PLL or OMCK, by the selected factor. RMCK_DIV1 RMCK_DIV0 6.7.2 OMCK FREQUENCY (OMCK FREQX) ...
Page 49
MASTER CLOCK SOURCE SELECT (SW_CTRLX) Default = 00 Function: These two bits, along with the UNLOCK bit in register on page 56, determine the master clock source for the CS42428. When SW_CTRL1 and SW_CTRL0 are set to '00'b, selecting ...
Page 50
Clock Status (address 08h) (Read Only Reserved Reserved Reserved 6.9.1 SYSTEM CLOCK SELECTION (ACTIVE_CLK) Default = Output of PLL 1 - OMCK Function: This bit identifies the source of the internal system clock (MCLK). ...
Page 51
Volume Transition Control (address 0Dh Reserved SNGVOL SZC1 6.10.1 SINGLE VOLUME CONTROL (SNGVOL) Default = 0 Function: The individual channel volume levels are independently controlled by their respective Volume Control registers when this function is disabled. When ...
Page 52
AUTO-MUTE (AMUTE) Default = Disabled 1 - Enabled Function: The digital-to-analog converters of the CS42428 will mute the output following the reception of 8192 consecutive audio samples of static 0 or -1. A single sample of ...
Page 53
Volume Control (addresses 0Fh, 10h, 11h, 12h, 13h, 14h, 15h, 16h xx_VOL7 xx_VOL6 xx_VOL5 6.12.1 VOLUME CONTROL (XX_VOL) Default = 0 Function: The Digital Volume Control registers allow independent control of the signal levels in 0.5 dB ...
Page 54
ATAPI CHANNEL-MIXING AND MUTING (PX_ATAPIX) Default = 01001 Function: The CS42428 implements the channel-mixing functions of the ATAPI CD-ROM specification. The ATAPI functions are applied per A-B pair. Refer to ATAPI4 ATAPI3 ATAPI2 ...
Page 55
ADC Left Channel Gain (address 1Ch Reserved Reserved LGAIN5 6.15.1 ADC LEFT CHANNEL GAIN (LGAINX) Default = 00h Function: The level of the left analog channel can be adjusted increments as dictated by the ...
Page 56
DE-EMPHASIS SELECT BITS (DE-EMPHX) Default = Reserved 01 - De-Emphasis for 32 kHz sample rate De-Emphasis for 44.1 kHz sample rate De-Emphasis for 48 kHz sample rate. Function: Used to specify which ...
Page 57
Interrupt Mask (address 21h UNLOCKM Reserved Reserved Default = 00000000 Function: The bits of this register serve as a mask for the interrupt sources found in the register (address 20h) (Read Only)” on page its occurrence will ...
Page 58
CHANNEL MUTES SELECT (M_AOUTXX) Default = 11111 0 - Channel mute is not mapped to the MUTEC pin 1 - Channel mute is mapped to the MUTEC pin Function: Determines which channel mutes will be mapped to the MUTEC ...
Page 59
FUNCTIONAL CONTROL (FUNCTIONX) Default = 00000 Function: Mute Mode - If the pin is configured as a dedicated mute pin, the functional bits determine which chan- nel mutes will be mapped to this pin according to the following table. ...
Page 60
PARAMETER DEFINITIONS Dynamic Range The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified band width made ...
Page 61
APPENDIX A: EXTERNAL FILTERS 8.1 ADC Input Filter The analog modulator samples the input at 6.144 MHz (internal MCLK=12.288 MHz). The digital filter will reject signals within the stopband of the filter. However, there is no rejection for input ...
Page 62
APPENDIX B: PLL FILTER 9.1 External Filter Components 9.1.1 General The PLL behavior is affected by the external filter component values in the Typical Connection Diagrams. Figure 5 and Figure 6 show the recommended configuration of the two capacitors ...
Page 63
Circuit Board Layout Board layout and capacitor choice affect each other and determine the performance of the PLL. Figure 26 illustrates a suggested layout for the PLL filter components and for bypassing the analog supply volt- age. The 10 ...
Page 64
C: ADC FILTER PLOTS 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 0.0 0.1 0.2 0.3 0.4 0.5 0.6 Frequency (normalized to Fs) Figure 27. Single-Speed Mode Stopband Rejection ...
Page 65
Frequency (normalized to Fs) Figure 33. Double-Speed Mode Transition Band (Detail) 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 ...
Page 66
D: DAC FILTER PLOTS 100 120 0.4 0.5 0.6 0.7 Frequency(normalized to Fs) Figure 39. Single-Speed (fast) Stopband Rejection 0.45 0.46 0.47 0.48 ...
Page 67
Frequency(normalized to Fs) Figure 45. Single-Speed (slow) Transition Band (detail 100 120 0.4 0.5 0.6 0.7 Frequency(normalized ...
Page 68
Frequency(normalized to Fs) Figure 51. Double-Speed (slow) Stopband Rejection 0.45 0.46 0.47 0.48 0.49 0.5 0.51 Frequency(normalized ...
Page 69
Frequency(normalized to Fs) Figure 57. Quad-Speed (fast) Transition Band (detail 100 120 0.1 0.2 0.3 0.4 0.5 ...
Page 70
DIMENSIONS 64L LQFP PACKAGE DRAWING D D1 DIM MIN A --- A1 0.002 B 0.007 D 0.461 D1 0.390 E 0.461 E1 0.390 e* 0.016 L 0.018 ∝ 0.000° * Nominal pin pitch is 0.50 mm Controlling dimension is ...
Page 71
... Description 114 dB, 192 kHz CS42428 8-Ch Codec with PLL CDB42428 CS42428 Evaluation Board 14.REFERENCES 1) Cirrus Logic, Audio Quality Measurement Specification, Version 1.0, 1997. http://www.cirrus.com/products/papers/meas/meas.html 2) Cirrus Logic, AN18: Layout and Design Rules for Data Converters and Other Mixed Signal Devices, Version 6.0, February 1998. ...
Page 72
HISTORY Release Date A1 May 2003 Advance Release A2 August 2004 Added lead free part numbers. F1 November 2005 Final Release 72 Changes – Added Revision History table on – Updated registers 6.6.6 and 6.6.7 – Updated registers 6.7.4 ...
Page 73
Contacting Cirrus Logic Support For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find the one nearest to you go to IMPORTANT NOTICE Cirrus Logic, Inc. and its subsidiaries (“Cirrus”) believe that the information contained in ...