MT18VDVF12872DG-40BD4 Micron Technology Inc, MT18VDVF12872DG-40BD4 Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT18VDVF12872DG-40BD4
Manufacturer Part Number
MT18VDVF12872DG-40BD4
Description
MODULE DDR 1GB 184-DIMM VLP
Manufacturer
Micron Technology Inc
Datasheet
1.MT18VDVF12872DG-40BD4.pdf
(38 pages)
Specifications of MT18VDVF12872DG-40BD4
Memory Type
DDR SDRAM
Memory Size
1GB
Speed
400MT/s
Package / Case
184-DIMM
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Table 16:
PDF: 09005aef81c73825/Source: 09005aef81c73837
DVF18C64_128x72D_2.fm - Rev. A 8/05 EN
Parameter
Operating Clock Frequency
Input Duty Cycle
Stabilization Time
Cycle to Cycle Jitter
Static Phase Offset
Output Clock Skew
Period Jitter
Half-Period Jitter
Input Clock Slew Rate
Output Clock Slew Rate
PLL Clock Driver Timing Requirements and Switching Characteristics
Note: 1
Notes: 1. The timing and switching specifications for the PLL listed above are critical for proper
2. The PLL must be able to handle spread spectrum induced skew.
3. Operating clock frequency indicates a range over which the PLL must be able to lock, but
4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of
5. Static Phase Offset does not include Jitter.
6. Period Jitter and Half-Period Jitter specifications are separate specifications that must be
7. The Output Slew Rate is determined from the IBIS model:
CDCV857
GND
V
operation of DDR SDRAM registered DIMMs. These are meant to be a subset of the param-
eters for the specific device used on the module. Detailed information for this PLL is avail-
able in JEDEC Standard JESD82.
in which it is not required to meet the other timing parameters. (Used for low-speed sys-
tem debug.)
its feedback signal to its reference signal after power up.
met independently of each other.
Symbol
DD
t
t
t
JIT
t
STAB
JIT
t
t
t
JIT
f
t
SK
t
LS
CK
DC
LS
∅
HPER
PER
CC
O
O
I
V
V
CK
CK
Min
-100
-75
-50
-75
1.0
1.0
R=60
R=60
60
40
-
-
Ω Ω Ω Ω
Ω Ω Ω Ω
V
512MB, 1GB: (x72, DR) 184-Pin DDR VLP RDIMM
DD
/2
V
30
0°C ≤ T
DD
Nominal
= 2.5V ± 0.2V
0
-
-
-
-
-
-
-
-
-
A
≤ +70°C
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Register and PLL Specifications
Max
170
100
100
100
75
50
75
60
4
2
©2003, 2004, 2005 Micron Technology, Inc. All rights reserved.
Units
MHz
V/ns
V/ns
ms
%
ps
ps
ps
ps
ps
Notes
2, 3
4
5
6
6
7