IDT72P51339L6BBI8 IDT, Integrated Device Technology Inc, IDT72P51339L6BBI8 Datasheet - Page 31
![IC FLOW CTRL 36BIT 256-BGA](/photos/31/30/313042/406-256-bga_sml.jpg)
IDT72P51339L6BBI8
Manufacturer Part Number
IDT72P51339L6BBI8
Description
IC FLOW CTRL 36BIT 256-BGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.IDT72P51339L6BB8.pdf
(87 pages)
Specifications of IDT72P51339L6BBI8
Configuration
Dual
Density
576Kb
Access Time (max)
3.7ns
Word Size
36b
Organization
2Kx36x8
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
BGA
Clock Freq (max)
166MHz
Supply Current
150mA
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72P51339L6BBI8
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT72P51339L6BBI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
SWITCHING QUEUES ON THE READ PORT
trol devices can be configured up to a maximum of 8 queues. Data is read from
a queue using the Data Output (Qout) bus, Read Clock (RCLK) and Read
Enable (REN) signals. Selecting a queue on the read port occurs by placing
the queue address on the Read Address bus (RDADD) during a rising edge
trol device supports changing (switching) queues every four (4) clock cycles.
To switch from the Present Queue (PQ) to another queue requires a queue
address to be placed on the Read Address Bus (RDADD) bus and a rising edge
of Read Clock (RCLK) and Read Address Enable (RADEN) is HIGH. There
are no restrictions as to the order to which queues are selected or switched into
or out of.
NOTE:
PQ = Present Queue
NQ = Next Queue
IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES
(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592
The IDT72P51339/72P51349/72P51359/72P51369 multi-queue flow-con-
The IDT72P51339/72P51349/72P51359/72P51369 multi-queue flow-con-
RADEN
RCLK
Qout
REN
RDADD
RADEN
RCLK
PQ
Queue
address
Figure 10. Read Port Switching Queues Signal Sequence
QS-1
PQ
Queue Switch Cycles
Figure 11. Switching Queues Bus Efficiency
Queue Switch Cycle
QS0
PQ
QS1
PQ
31
of RCLK while Read Address Enable (RADEN) is HIGH. For reference, the
state of Read Enable (REN) is a “Don’t Care” during a read port queue selection.
REN has significance during the queue mark operation. Selecting a queue
requires 4 WCLK cycles. Refer to Figure 10, Read Port Switching Queues
Signal Sequence.
the IDT72P51339/72P51349/72P51359/72P51369 multi-queue flow-control
device can continue to read from the Present Queue (PQ). The Present Queue
is defined as the current selected queue. Refer to Figure 11, Switching Queues
Bus Efficiency.
For maximum efficiency, during the 4 clock cycles required to switch queues
QS2
PQ
Queue
address
QS3
NQ
NQ
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
6716 drw16
AUGUST 4, 2005
6716 drw17