S1D13A04F00A Epson Electronics America Inc-Semiconductor Div, S1D13A04F00A Datasheet - Page 59

IC LCD COMPANION 160KB 128-TQFP

S1D13A04F00A

Manufacturer Part Number
S1D13A04F00A
Description
IC LCD COMPANION 160KB 128-TQFP
Manufacturer
Epson Electronics America Inc-Semiconductor Div
Datasheets

Specifications of S1D13A04F00A

Display Type
LCD
Voltage - Supply
1.8 V ~ 2.75 V
Mounting Type
Surface Mount
Package / Case
125-TQFP, 125-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Operating Temperature
-
Interface
-
Configuration
-
Digits Or Characters
-
Other names
S1D13A04F00A100
S1D13A04F00A100

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13A04F00A
Manufacturer:
Epson Electronics America Inc-Semiconductor Div
Quantity:
10 000
Part Number:
S1D13A04F00A1
Manufacturer:
EPSON
Quantity:
816
Part Number:
S1D13A04F00A1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13A04F00A100
Manufacturer:
OSRAM
Quantity:
4 600
Company:
Part Number:
S1D13A04F00A100
Quantity:
2
Epson Research and Development
Vancouver Design Center
1. The MC68VZ328 has a maximum clock frequency of 33MHz.
2. The MC68EZ328 does not support the MCLK = BCLK
3. The cycle length for the Dragonball w/o DTACK interface is fixed.
4. The Read and Write 2D BitBLT functions are not available when using the Dragonball w/o DTACK interface.
Hardware Functional Specification
Issue Date: 2003/05/01
Symbol
T
The MC68EZ328 has a maximum clock frequency of 16MHz.
f
CLKO
CLKO
t4a
t4b
t4d
t4c
t1
t2
t3
t5
t6
t7
Bus clock frequency
Bus clock period
A[16:1] and CSX# and UWE#, LWE# and OE# setup to CLKO
rising edge
D[15:0] valid to 4th CLK rising edge where CSX# = 0 and UWE# =
0 or LWE# = 0 (write cycle)
CSX# and OE# asserted low to D[15:0] driven (read cycle)
1st CLKO rising edge after CSX# and OE# asserted to D[15:0]
valid for MCLK=BCLK (read cycle)
1st CLKO rising edge after CSX# and OE# asserted to D[15:0]
valid for MCLK=BCLK
1st CLKO rising edge after CSX# and OE# asserted to D[15:0]
valid for MCLK=BCLK
1st CLKO rising edge after CSX# and OE# asserted to D[15:0]
valid for MCLK=BCLK
A[16:1] and UWE#, LWE# and OE# and D[15:0] (write) hold from
CSX# rising edge
CSX# rising edge to D[15:0] high impedance
Cycle Length
Table 6-16: Motorola Dragonball Interface Timing w/o DTACK
2 (read cycle)
3 (read cycle) (see note 2)
4 (read cycle) (see note 2)
Parameter
Revision 6.0
3 and MCLK = BCLK
1/f
Min
CLKO
1
1
0
2
9
4 options.
33 (note 1)
Max
11
10
13
9
5
8
6
X37A-A-001-06
T
T
T
T
T
T
S1D13A04
Unit
MHz
CLKO
CLKO
CLKO
CLKO
CLKO
CLKO
ns
ns
ns
ns
ns
Page 53

Related parts for S1D13A04F00A