EPC4QI100 Altera, EPC4QI100 Datasheet - Page 91

IC CONFIG DEVICE 4MBIT 100-PQFP

EPC4QI100

Manufacturer Part Number
EPC4QI100
Description
IC CONFIG DEVICE 4MBIT 100-PQFP
Manufacturer
Altera
Series
EPCr
Datasheet

Specifications of EPC4QI100

Programmable Type
In System Programmable
Memory Size
4Mb
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
100-MQFP, 100-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-2189

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPC4QI100
Manufacturer:
ALTERA
Quantity:
1
Part Number:
EPC4QI100
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPC4QI100
Manufacturer:
TI
Quantity:
3
Part Number:
EPC4QI100
Manufacturer:
ALTERA
0
Part Number:
EPC4QI100
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPC4QI100N
Manufacturer:
ALTERA
Quantity:
300
Part Number:
EPC4QI100N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPC4QI100N
Manufacturer:
ALTERA
0
Part Number:
EPC4QI100N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Features
© December 2009
CF52005-2.4
f
f
Altera Corporation
This chapter describes configuration devices for SRAM-based LUT Devices.
For detailed information about enhanced configuration devices, refer to
Configuration Devices (EPC4, EPC8 and EPC16) Data
For detailed information about serial configuration devices, refer to
Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64 and EPCS128) Data
Configuration device family for configuring Altera
(including APEX 20K, APEX 20KC, and APEX 20KE), APEX II, Arria
Cyclone
Mercury
Easy-to-use 4-pin interface to Altera FPGAs
Low current during configuration and near-zero standby current
5.0-V and 3.3-V operation
Programming support with the Altera Programming Unit (APU) and
programming hardware from Data I/O, BP Microsystems, and other third-party
programmers
Available in compact plastic packages
EPC2 device has reprogrammable Flash configuration memory
8-pin plastic dual in-line package (PDIP)
20-pin plastic J-lead chip carrier (PLCC) package
32-pin plastic thin quad flat pack (TQFP) package
5.0-V and 3.3-V in-system programmability (ISP) through the built-in IEEE Std.
1149.1 JTAG interface
Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std.
1149.1
Supports programming through Serial Vector Format Files (.svf), Jam
Standard Test and Programming Language (STAPL) Files (.jam), Jam STAPL
Byte-Code Files (.jbc), and the Quartus
the USB Blaster, MasterBlaster
ByteBlasterMV
nINIT_CONF pin allows INIT_CONF JTAG instruction to begin FPGA
configuration
Can be programmed with Programmer Object Files (.pof) for EPC1 and
EPC1441 devices
Available in 20-pin PLCC and 32-pin TQFP packages
®
, Cyclone II, FLEX
, Stratix
4. Configuration Devices for SRAM-Based
®
, Stratix GX, Stratix II, and Stratix II GX devices.
download cable
®
10K (including FLEX 10KE and FLEX 10KA)
, ByteBlaster
®
II and MAX+PLUS
Configuration Handbook (Complete Two-Volume Set)
LUT Devices Data Sheet
Sheet.
II, EthernetBlaster, or
®
ACEX
®
1K, APEX
®
Serial
II softwares via
®
Enhanced
GX,
Sheet.
20K

Related parts for EPC4QI100