CY7C1393CV18-250BZXC Cypress Semiconductor Corp, CY7C1393CV18-250BZXC Datasheet - Page 6

• Manufacturer Part Number: CY7C1393CV18-250BZXC
• Description: IC SRAM 18MBIT 250MHZ 165LFBGA
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C1393CV18-250BZXC

• Format - Memory: RAM
• Memory Type: SRAM - Synchronous, DDR II
• Memory Size: 18M (1M x 18)
• Speed: 250MHz
• Interface: Parallel
• Voltage - Supply: 1.7 V ~ 1.9 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 165-LFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Pin Definitions
Document #: 001-07162 Rev. *C
D
LD
NWS
NWS
BWS
BWS
BWS
BWS
A
Q
R/W
C
C
K
K
Pin Name
[x:0]
[x:0]
0
1
2
3
0
1
,
,
,
,
Synchronous
Synchronous
Synchronous
Synchronous
Synchronous
Synchronous
Input Clock
Input Clock
Input Clock
Input Clock
Outputs-
Input-
Input-
Input-
Input-
Input-
IO
Data input signals. Sampled on the rising edge of K and K clocks during valid write operations.
CY7C1392CV18 - D
CY7C1992CV18 - D
CY7C1393CV18 - D
CY7C1394CV18 - D
Synchronous load. This input is brought LOW when a bus cycle sequence is defined. This definition
includes address and read/write direction. All transactions operate on a burst of 2 data (one clock period
of bus activity).
Nibble Write Select 0, 1 − Active LOW (CY7C1392CV18 Only). Sampled on the rising edge of the K
and K clocks during Write operations. Used to select which nibble is written into the device during the
current portion of the Write operations.Nibbles not written remain unaltered.
NWS
All Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select
ignores the corresponding nibble of data and it is not written into the device.
Byte Write Select 0, 1, 2 and 3 − Active LOW. Sampled on the rising edge of the K and K clocks during
write operations. Used to select which byte is written into the device during the current portion of the write
operations. Bytes not written remain unaltered.
CY7C1992CV18 − BWS
CY7C1393CV18 − BWS
CY7C1394CV18 − BWS
D
All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select
ignores the corresponding byte of data and it is not written into the device.
Address inputs. Sampled on the rising edge of the K clock during active read and write operations. These
address inputs are multiplexed for both read and write operations. Internally, the device is organized as
2M x 8 (2 arrays each of 1M x 8) for CY7C1392CV18, 2M x 9 (2 arrays each of 1M x 9) for CY7C1992CV18,
1M x 18 (2 arrays each of 512K x 18) for CY7C1393CV18 and 512K x 36 (2 arrays each of 256K x 36)
for CY7C1394CV18. Therefore, only 20 address inputs are needed to access the entire memory array of
CY7C1392CV18 and CY7C1992CV18, 19 address inputs for CY7C1393CV18 and 18 address inputs for
CY7C1394CV18. These inputs are ignored when the appropriate port is deselected.
Data output signals. These pins drive out the requested data during a read operation. Valid data is driven
out on the rising edge of both the C and C clocks during read operations, or K and K when in single clock
mode. When the read port is deselected, Q
CY7C1392CV18 − Q
CY7C1992CV18 − Q
CY7C1393CV18 − Q
CY7C1394CV18 − Q
Synchronous Read/Write input. When LD is LOW, this input designates the access type (read when
R/W is HIGH, write when R/W is LOW) for the loaded address. R/W must meet the setup and hold times
around the edge of K.
Positive input clock for output data. C is used in conjunction with C to clock out the read data from the
device. C and C can be used together to deskew the flight times of various devices on the board back to
the controller. See
Negative input clock for output data. C is used in conjunction with C to clock out the read data from
the device. C and C can be used together to deskew the flight times of various devices on the board back
to the controller. See
Positive input clock input. The rising edge of K is used to capture synchronous inputs to the device and
to drive out data through Q
Negative input clock input. K is used to capture synchronous inputs being presented to the device and
to drive out data through Q
[35:27].
0
controls D
[3:0]
Application Example
[7:0]
[8:0]
[17:0]
[35:0]
and NWS
[7:0]
[8:0]
[17:0]
[35:0]
Application Example
0
0
0
controls D
[x:0]
controls D
controls D
[x:0]
when in single clock mode. All accesses are initiated on the rising edge of K.
1
when in single clock mode.
controls D
[8:0]
[8:0]
[8:0]
, BWS
, BWS
on page 9 for further details.
[7:4]
on page 9 for further details.
[x:0]
Pin Description
1
.
1
controls D
are automatically tri-stated.
controls D
CY7C1392CV18, CY7C1992CV18
CY7C1393CV18, CY7C1394CV18
[17:9]
[17:9]
,BWS
.
2
controls D
[26:18]
and BWS
Page 6 of 30
3
controls
[+] Feedback