MCIMX6Q6AVT10AC Freescale Semiconductor, MCIMX6Q6AVT10AC Datasheet - Page 133

no-image

MCIMX6Q6AVT10AC

Manufacturer Part Number
MCIMX6Q6AVT10AC
Description
Processors - Application Specialized i.MX6Q
Manufacturer
Freescale Semiconductor
Type
Multimedia Applicationsr
Datasheet

Specifications of MCIMX6Q6AVT10AC

Rohs
yes
Core
ARM Cortex A9
Processor Series
i.MX6
Data Bus Width
32 bit
Maximum Clock Frequency
1 GHz
Data Ram Size
16 KB
Operating Supply Voltage
1.05 V to 1.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
FCBGA
Interface Type
I2C, I2S, UART, USB
Memory Type
L1/L2 Cache, ROM, SRAM
Minimum Operating Temperature
- 40 C
Number Of Timers
2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX6Q6AVT10AC
Manufacturer:
ATMEL
Quantity:
460
Part Number:
MCIMX6Q6AVT10AC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX6Q6AVT10AC
Manufacturer:
FREESCALE
Quantity:
20 000
Freescale Semiconductor
SS22
SS23
SS24
SS25
SS26
SS28
SS30
SS32
SS34
SS35
SS36
SS40
SS41
ID
AUDx_TXC/AUDx_RXC clock period
AUDx_TXC/AUDx_RXC clock high period
AUDx_TXC/AUDx_RXC clock rise time
AUDx_TXC/AUDx_RXC clock low period
AUDx_TXC/AUDx_RXC clock fall time
AUDx_RXC high to AUDx_TXFS (bl) high
AUDx_RXC high to AUDx_TXFS (bl) low
AUDx_RXC high to AUDx_TXFS (wl) high
AUDx_RXC high to AUDx_TXFS (wl) low
AUDx_TXC/AUDx_RXC External AUDx_TXFS rise time
AUDx_TXC/AUDx_RXC External AUDx_TXFS fall time
AUDx_RXD setup time before AUDx_RXC low
AUDx_RXD hold time after AUDx_RXC low
i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors, Rev. 2
All the timings for the SSI are given for a non-inverted serial clock
polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have
been inverted, all the timing remains valid by inverting the clock signal
AUDx_TXC/AUDx_RXC and/or the frame sync
AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.
All timings are on Audiomux Pads when SSI is being used for data
transfer.
AUDx_TXC and AUDx_RXC refer to the Transmit and Receive
sections of the SSI.
The terms, WL and BL, refer to Word Length (WL) and Bit Length(BL).
For internal Frame Sync operation using external clock, the frame sync
timing is same as that of transmit data (for example, during AC97 mode
of operation).
Table 90. SSI Receiver Timing with External Clock
Parameter
External Clock Operation
NOTE
81.4
Min
–10
–10
36
36
10
10
10
2
Electrical Characteristics
Max
15.0
15.0
6.0
6.0
6.0
6.0
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
133

Related parts for MCIMX6Q6AVT10AC