IDT74ALVCH32501BFG8 IDT, Integrated Device Technology Inc, IDT74ALVCH32501BFG8 Datasheet

no-image

IDT74ALVCH32501BFG8

Manufacturer Part Number
IDT74ALVCH32501BFG8
Description
IC UNIV BUS TXRX 26BIT 114LFBGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
74ALVCHr
Datasheet

Specifications of IDT74ALVCH32501BFG8

Logic Type
Universal Bus Transceiver, CMOS
Number Of Circuits
36-Bit
Current - Output High, Low
24mA, 24mA
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
114-LFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74ALVCH32501BFG8
FEATURES:
• 0.5 MICRON CMOS Technology
• Typical t
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
• V
• V
• V
• CMOS power levels (0.4μ μ μ μ μ W typ. static)
• Rail-to-Rail output swing for increased noise margin
• Available in 114-ball LFBGA package
DRIVE FEATURES:
• High Output Drivers: ±24mA
• Suitable for Heavy Loads
FUNCTIONAL BLOCK DIAGRAM
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
APPLICATIONS:
• 3.3V high speed systems
• 3.3V and lower voltage computing systems
©2002 Integrated Device Technology, Inc.
1
1
IDT74ALVCH32501
3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
1
CLKBA
1
CLKAB
1
1
OEAB
OEBA
LEBA
LEAB
machine model (C = 200pF, R = 0)
1
A
CC
CC
CC
1
= 3.3V ± 0.3V, Normal Range
= 2.5V ± 0.2V
B3
K3
A4
A3
A2
= 2.7V to 3.6V, Extended Range
J4
J3
SK(o)
(Output Skew) < 250ps
C
D
TO 17 OTHER CHANNELS
C
D
C
D
D
C
3.3V CMOS 36-BIT
UNIVERSAL BUS TRANS-
CEIVER WITH 3-STATE
OUTPUTS AND BUS-HOLD
A5
1
B
1
1
DESCRIPTION:
CMOS technology. The ALVCH32501 combines D-type latches and Dtype
flip-flops to allow data flow in transparent latched and clocked modes. Data
flow in each direction is controlled by output-enable (OEAB and OEBA),
latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For
A-to-B data flow, the device operates in transparent mode when LEAB is
high. When LEAB is low, the A data is latched if CLKAB is held at a HIGH
or low logic level. If LEAB is low, the A bus data is stored in the latch/ flip-
flop on the low-to-high transition of CLKAB. OEAB performs the output
enable function on the B port. Data flow from B port to A port is similar but
requires using OEBA, LEBA and CLKBA. Flow-through organization of
signal pins simplifies layout. All inputs are designed with hysteresis for
improved noise margin.
driver is capable of driving a moderate to heavy load while maintaining
speed performance.
whenever the input goes to a high impedance. This prevents floating inputs
and eliminates the need for pull-up/down resistors.
2
2
2
CLKBA
2
CLKAB
2
2
OEAB
OEBA
LEBA
LEAB
This 36-bit universal bus transceiver is built using advanced dual metal
This ALVCH32501 has been designed with a ±24mA output driver. This
The ALVCH32501 has “bus-hold” which retains the inputs’ last state
2
A
1
L3
W3
K5
K2
V4
V3
L2
C
D
TO 17 OTHER CHANNELS
INDUSTRIAL TEMPERATURE RANGE
D
C
IDT74ALVCH32501
C
D
DECEMBER 2002
C
D
DSC-4764/4
L5
2
B
1

Related parts for IDT74ALVCH32501BFG8

IDT74ALVCH32501BFG8 Summary of contents

Page 1

IDT74ALVCH32501 3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS FEATURES: • 0.5 MICRON CMOS Technology • Typical t (Output Skew) < 250ps SK(o) • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, ...

Page 2

IDT74ALVCH32501 3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS PIN CONFIGURATION ...

Page 3

IDT74ALVCH32501 3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS ABSOLUTE MAXIMUM RATINGS Symbol Description (2) V Terminal Voltage with Respect to GND TERM (3) V Terminal Voltage with Respect to GND TERM T Storage Temperature STG I DC Output ...

Page 4

IDT74ALVCH32501 3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition –40°C to +85°C A Symbol Parameter V Input HIGH Voltage Level IH V Input ...

Page 5

IDT74ALVCH32501 3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS OUTPUT DRIVE CHARACTERISTICS Symbol Parameter V Output HIGH Voltage OH V Output LOW Voltage OL NOTE and V must be within the min. or max. range shown in ...

Page 6

IDT74ALVCH32501 3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SWITCHING CHARACTERISTICS Symbol Parameter t Propagation Delay PLH t xCLK to xQx PHL t Propagation Delay PLH t xAx to xBx or xBx to xAx PHL t Propagation Delay PLH ...

Page 7

IDT74ALVCH32501 3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS (1) (1) Symbol V = 3.3V±0. 2. LOAD V 2.7 2 1.5 1 ...

Page 8

IDT74ALVCH32501 3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS ORDERING INFORMATION X XX IDT XX ALVC Temp. Range Bus-Hold Family CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 XX XXXX Package Device Type BF BFG 501 ...

Related keywords