W5200 WIZnet, W5200 Datasheet - Page 2

• Manufacturer Part Number: W5200
• Description: Ethernet ICs 3-IN-1 ENET CONTR TCP/IP+MAC+PHY
• Manufacturer: WIZnet
• Type: Embedded Systems using SPIr

Specifications of W5200

• Rohs: yes
• Product: Ethernet Controllers
• Data Rate: 10 Mb/s, 100 Mb/s
• Supply Voltage - Max: 3.63 V
• Supply Voltage - Min: 2.97 V
• Maximum Operating Temperature: + 85 C
• Package / Case: QFN-48
• Ethernet Connection Type: 10Base-T, 100Base-TX, PPPoE
• Maximum Power Dissipation: 528 mW
• Maximum Supply Current: 5 uA
• Minimum Operating Temperature: - 55 C
• Standard Supported: 802.3

© Co
W
W5200
The
con
use
TC
The
int
AR
W5
W5
pro
SPI
The
80M
on
pac
Fe
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
5200 uses a
5200, users c
nnection for e
ers who need
ogram instea
eatures
e W5200 chip
MHz.In order
e W5200 is
e W5200 SP
cket, which
opyright 201
P/IP Stack, 1
P, IGMP, and
egrated Ethe
LAN) and po
(Serial Peri
Support Ha
Supports 8
Very small
Support Po
Support Wa
Support Hig
Internal 32
10BaseT/10
Support Au
Support Au
Support AD
mode)
Not suppor
3.3V opera
Lead-Free
Multi-funct
2Kbytes Mem
ation with 5V
embedded syst
ad of handlin
DSL connectio
s composed
can impleme
s
ardwired TCP
ower down m
rt IP Fragmen
11WIZnet Co
d PPPoE, wh
ake on LAN
tion LED outp
d Internet co
10/100 Ethe
ipheral Inter
r to reduce
ernet MAC &
gh Speed Ser
00BaseTX Et
I supports a
is the Raw E
wer down m
to Negotiati
to MDI/MDIX
Package
48 Pin QFN P
independen
is a Hardwire
32Kbytes i
mode
ent the Ether
mode. To wak
V I/O signal t
& PHY. Hard
ng a complex
Ethernet pac
a high speed
X
hich has bee
P/IP Protocol
onnectivity f
rface) is pro
ntation
ed TCP/IP em
Package
rial Peripher
puts (Full/Ha
o., Inc. All rig
tems using SP
rnet MAC an
nternal buff
power consu
on (with sup
hernet PHY e
t sockets sim
ory for Tx/R
on (Full and
of a fully
mbedded Ethe
PI
ovided for ea
Rx Buffers
pport PPPoE
x Ethernet Co
d SPI capabl
multaneously
umption of t
ral Interface
tolerance
for applicatio
en proven in
rnet applicat
dwired TCP/
fer as its d
ke up during
ls : TCP, UDP
alf duplex, L
ghts reserve
ket.
embedded
d PHY.
half duplex
hardwired
(Serial Peri
g WOL, W520
the system, W
P, ICMP, IPv4
/IP stack sup
Link, Speed)
ed.
y
n various ap
tion they ne
ontroller.
asy integrati
ipheral Inter
on that uses
(SPI MODE 0,
, 10 and 100
rnet controlle
ata commun
e of commu
Protocol wit
market-pro
0-based )
pports TCP, U
pplications f
00 should be
th PAP/CHAP
er that enable
unicating ove
rface). W520
nication me
ion with the
W5200 provi
, 3)
ed by using
ven TCP/IP
ARP, IGMP, P
a single chi
P stack and
emory. By us
P Authenticat
e external M
PPPoE, Ether
for many ye
00 suits best
es easier inte
ip to implem
UDP, IPv4, IC
ides WOL (W
er SPI at up
a simple soc
received ma
Wake
ment
MCU.
t for
CMP,
p to
cket
agic
sing
tion
rnet
ars.
net
an
2