LCMXO2-1200ZE-1UWG25ITR50 Lattice, LCMXO2-1200ZE-1UWG25ITR50 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO2-1200ZE-1UWG25ITR50
Manufacturer Part Number
LCMXO2-1200ZE-1UWG25ITR50
Description
FPGA - Field Programmable Gate Array 19 LUTs 19 IO 1.2V 1 Spd
Manufacturer
Lattice
Datasheet
1.LCMXO2-256HC-4SG32I.pdf
(106 pages)
Specifications of LCMXO2-1200ZE-1UWG25ITR50
Rohs
yes
Number Of Gates
1200
Embedded Block Ram - Ebr
64 Kbit
Number Of I/os
19
Maximum Operating Frequency
400 MHz
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 100 C
Mounting Style
SMD/SMT
Package / Case
WLCPS-25
Distributed Ram
10 Kbit
Operating Supply Current
56 uA
- Current page: 22 of 106
- Download datasheet (8Mb)
Figure 2-15. MachXO2 Output Register Block Diagram (PIO on the Right Edges)
Tri-state Register Block
The tri-state register block registers tri-state control signals from the core of the device before they are passed to
the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that
then feeds the output.
The tri-state register blocks on the right edge contain an additional register for DDR memory operation. In DDR
memory mode, the register TS input is fed into another register that is clocked using the DQSW90 signal. The out-
put of this register is used as a tri-state control.
Input Gearbox
Each PIC on the bottom edge has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed
as a 1:7 de-serializer or as one IDDRX4 (1:8) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2-9 shows the
gearbox signals.
Table 2-9. Input Gearbox Signal List
D
ALIGNWD
SCLK
ECLK[1:0]
RST
Q[7:0]
DQSW90
SCLK
D0
D1
TD
Name
D Q
I/O Type
Output
Input
Input
Input
Input
Input
D Q
D/L Q
D/L Q
Q1
Q0
2-18
High-speed data input after programmable delay in PIO A
input register block
Data alignment signal from device core
Slow-speed system clock
High-speed edge clock
Reset
Low-speed data to device core:
Video RX(1:7): Q[6:0]
GDDRX4(1:8): Q[7:0]
GDDRX2(1:4)(IOL-A): Q4, Q5, Q6, Q7
GDDRX2(1:4)(IOL-C): Q0, Q1, Q2, Q3
T0
D Q
MachXO2 Family Data Sheet
Description
Output Register Block
Tristate Register Block
Q
Architecture
TQ
Related parts for LCMXO2-1200ZE-1UWG25ITR50
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LCMXO2-1200ZE-1TG100CR1](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC PLD 1280LUTS 80I/O 100TQFP
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1MG132CR1](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC PLD 1280LUTS 105I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1TG100IR1](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC PLD 1280LUTS 80I/O 100TQFP
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1MG132IR1](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC PLD 1280LUTS 105I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1TG144CR1](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC PLD 1280LUTS 108I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1TG144IR1](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC PLD 1280LUTS 108I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1TG100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1MG132C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 105 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1TG100I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1TG144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 108 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-1TG144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 108 I/O 1.2V -1 SPD
Manufacturer:
Lattice
Datasheet:
![LCMXO2-1200ZE-2TG144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 108 I/O 1.2V -2 SPD
Manufacturer:
Lattice
![LCMXO2-1200ZE-2TG100I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -2 SPD
Manufacturer:
Lattice
![LCMXO2-1200ZE-3MG132C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 105 I/O 1.2V -3 SPD
Manufacturer:
Lattice
![LCMXO2-1200ZE-2TG100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -2 SPD
Manufacturer:
Lattice