LPC1111FHN33/102'5 NXP Semiconductors, LPC1111FHN33/102'5 Datasheet - Page 39

no-image

LPC1111FHN33/102'5

Manufacturer Part Number
LPC1111FHN33/102'5
Description
ARM Microcontrollers - MCU CORTEX-M0 8 KB FL 4 KB SRAM
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1111FHN33/102'5

Rohs
yes
Core
ARM Cortex M0
Processor Series
LPC1111
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.6 V
Operating Temperature Range
- 65 C to + 150 C
Mounting Style
SMD/SMT
Interface Type
I2C, SPI, UART
Number Of Programmable I/os
42
Number Of Timers
4
Program Memory Type
Flash
Factory Pack Quantity
4000

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1111FHN33/102'5LPC1111FHN33/102
Manufacturer:
NXP
Quantity:
5 000
Company:
Part Number:
LPC1111FHN33/102'5LPC1111FHN33/102
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1111FHN33/102'5LPC1111FHN33/102
0
NXP Semiconductors
UM10398
User manual
3.5.34 Wake-up configuration register
Table 41.
The bits in this register determine the state the chip enters when it is waking up from
Deep-sleep mode.
By default, the IRC and flash memory are powered and running and the BOD circuit is
enabled when the chip wakes up from Deep-sleep mode.
Remark: Reserved bits must be always written as indicated.
Table 42.
Bit
10:8
12:11
31:13
Bit
0
1
2
3
4
5
6
7
8
Symbol
NOTUSED
NOTUSED
-
Symbol
IRCOUT_PD
IRC_PD
FLASH_PD
BOD_PD
ADC_PD
SYSOSC_PD
WDTOSC_PD
SYSPLL_PD
-
Deep-sleep configuration register (PDSLEEPCFG, address 0x4004 8230) bit
description
Wake-up configuration register (PDAWAKECFG, address 0x4004 8234) bit
description
All information provided in this document is subject to legal disclaimers.
Rev. 12 — 24 September 2012
Chapter 3: LPC111x/LPC11Cxx System configuration (SYSCON)
…continued
Value
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Value
0
Description
IRC oscillator output wake-up configuration
Powered
Powered down
IRC oscillator power-down wake-up configuration
Powered
Powered down
Flash wake-up configuration
Powered
Powered down
BOD wake-up configuration
Powered
Powered down
ADC wake-up configuration
Powered
Powered down
System oscillator wake-up configuration
Powered
Powered down
Watchdog oscillator wake-up configuration
Powered
Powered down
System PLL wake-up configuration
Powered
Powered down
Reserved. Always write this bit as 1.
Description
Reserved. Always write these bits as 000.
Reserved. Always write these bits as 11.
Reserved
UM10398
© NXP B.V. 2012. All rights reserved.
39 of 538
Reset
value
0
0
0
Reset
value
0
0
0
0
1
1
1
1
1

Related parts for LPC1111FHN33/102'5