LPC1113FBD48/303,1 NXP Semiconductors, LPC1113FBD48/303,1 Datasheet - Page 54

no-image

LPC1113FBD48/303,1

Manufacturer Part Number
LPC1113FBD48/303,1
Description
ARM Microcontrollers - MCU Cortex-M0 24 kB Fl 8 kB SRAM
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1113FBD48/303,1

Rohs
yes
Core
ARM Cortex M0
Processor Series
LPC1113
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
24 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.6 V
Operating Temperature Range
- 65 C to + 150 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT
Factory Pack Quantity
250
NXP Semiconductors
LPC111X
Product data sheet
CAUTION
7.17.5 APB interface
7.17.6 AHBLite
7.17.7 External interrupt inputs
7.18 Emulation and debugging
In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be
disabled. For details see the LPC111x user manual.
The APB peripherals are located on one APB bus.
The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main
static RAM, and the Boot ROM.
All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs
serve as external interrupts (see
Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four
breakpoints and two watchpoints is supported.
If level three Code Read Protection (CRP3) is selected, no future factory testing can be
performed on the device.
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 20 February 2013
Section
LPC1110/11/12/13/14/15
7.17.1).
32-bit ARM Cortex-M0 microcontroller
© NXP B.V. 2013. All rights reserved.
54 of 114

Related parts for LPC1113FBD48/303,1