LPC1114FHN33/302 NXP Semiconductors, LPC1114FHN33/302 Datasheet - Page 72
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LPC1114FHN33/302
Manufacturer Part Number
LPC1114FHN33/302
Description
ARM Microcontrollers - MCU 32b 32K Flash 42I/O
Manufacturer
NXP Semiconductors
Datasheet
1.LPC1114FN2810212.pdf
(114 pages)
Specifications of LPC1114FHN33/302
Rohs
yes
Core
ARM Cortex M0
Processor Series
LPC1114
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
32 KB
Data Ram Size
8 KB
Package / Case
HVQFN-33
Mounting Style
SMD/SMT
Interface Type
I2C, SPI, SSP, UART
Maximum Operating Temperature
+ 85 C
Number Of Programmable I/os
42
Number Of Timers
4
Program Memory Type
Flash
Factory Pack Quantity
260
Tradename
LPC1100L
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1114FHN33/302
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1114FHN33/302:5
Manufacturer:
Intersil
Quantity:
419
Part Number:
LPC1114FHN33/302:5
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
LPC111X
Product data sheet
Fig 28. Active mode: Typical supply current I
Fig 29. Sleep mode: Typical supply current I
(mA)
(mA)
I
I
DD
Conditions: V
disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL = 0x1F); all peripheral clocks
disabled; internal pull-up resistors disabled; BOD disabled; low-current mode.
3 MHz - 6 MHz: system oscillator enabled; PLL, IRC disabled.
12 MHz: IRC enabled; system oscillator, PLL disabled.
24 MHz - 48 MHz: IRC disabled; system oscillator, PLL enabled.
clock frequencies (for LPC111x/103/203/303/323/333)
DD
Conditions: V
SYSAHBCLKCTRL register (SYSAHBCLKCTRL = 0x1F); all peripheral clocks disabled; internal
pull-up resistors disabled; BOD disabled; low-current mode.
3 MHz - 6 MHz: system oscillator enabled; PLL, IRC disabled.
12 MHz: IRC enabled; system oscillator, PLL disabled.
24 MHz - 48 MHz: IRC disabled; system oscillator, PLL enabled.
clock frequencies (for LPC111x/103/203/303/323/333)
2.5
1.5
0.5
8
6
4
2
0
2
1
0
-40
-40
All information provided in this document is subject to legal disclaimers.
DD
DD
Rev. 8 — 20 February 2013
= 3.3 V; active mode entered executing code
= 3.3 V; sleep mode entered from flash; all peripherals disabled in the
-15
-15
LPC1110/11/12/13/14/15
10
10
DD
DD
versus temperature for different system
48 MHz
36 MHz
24 MHz
12 MHz
6 MHz
3 MHz
48 MHz
36 MHz
24 MHz
12 MHz
6 MHz
3 MHz
versus temperature for different system
32-bit ARM Cortex-M0 microcontroller
35
35
while(1){}
temperature (°C)
temperature (°C)
60
60
from flash; all peripherals
© NXP B.V. 2013. All rights reserved.
002aag924
002aag925
85
85
72 of 114