ST72C334J4TAE STMicroelectronics, ST72C334J4TAE Datasheet - Page 34

• Manufacturer Part Number: ST72C334J4TAE
• Description: 8-bit MCU for automotive with single voltage Flash/ROM memory, ADC, 16-bit timers, SPI, SCI interfaces
• Manufacturer: STMicroelectronics

ST72334xx-Auto, ST72314xx-Auto, ST72124Jx-Auto
9 INTERRUPTS
The ST7 core may be interrupted by one of two dif-
ferent methods: maskable hardware interrupts as
listed in the
maskable software interrupt (TRAP). The Interrupt
processing flowchart is shown in
The maskable interrupts must be enabled by
clearing the I bit in order to be serviced. However,
disabled interrupts may be latched and processed
when they are enabled (see
RUPTS
Note: After reset, all interrupts are disabled.
When an interrupt has to be serviced:
– Normal processing is suspended at the end of
– The PC, X, A and CC registers are saved onto
– The I bit of the CC register is set to prevent addi-
– The PC is then loaded with the interrupt vector of
The interrupt service routine should finish with the
IRET instruction which causes the contents of the
saved registers to be recovered from the stack.
Note: As a consequence of the IRET instruction,
the I bit will be cleared and the main program will
resume.
Priority Management
By default, a servicing interrupt cannot be inter-
rupted because the I bit is set by hardware enter-
ing in interrupt routine.
In the case when several interrupts are simultane-
ously pending, a hardware priority defines which
one will be serviced first (see the
ping
Interrupts and Low Power Mode
All interrupts allow the processor to leave the Wait
low power mode. Only external and specifically
mentioned interrupts allow the processor to leave
the Halt low power mode (refer to the “Exit from
Halt” column in the
9.1 NON-MASKABLE SOFTWARE INTERRUPT
This interrupt is entered when the TRAP instruc-
tion is executed regardless of the state of the I bit.
34/150
the current instruction execution.
the stack.
tional interrupts.
the interrupt to service and the first instruction of
the interrupt service routine is fetched (refer to
the
es).
table).
Interrupt Mapping
subsection).
Interrupt Mapping
Interrupt Mapping
table for vector address-
EXTERNAL INTER-
table and a non-
Figure
Interrupt Map-
table).
17.
It will be serviced according to the flowchart on
Figure
9.2 EXTERNAL INTERRUPTS
External interrupt vectors can be loaded into the
PC register if the corresponding external interrupt
occurred and if the I bit is cleared. These interrupts
allow the processor to leave the Halt low power
mode.
The external interrupt polarity is selected through
the miscellaneous register or interrupt register (if
available).
An external interrupt triggered on edge will be
latched and the interrupt request automatically
cleared upon entering the interrupt service routine.
If several input pins, connected to the same inter-
rupt vector, are configured as interrupts, their sig-
nals are logically NANDed before entering the
edge/level detection block.
Caution: The type of sensitivity defined in the Mis-
cellaneous or Interrupt register (if available) ap-
plies to the ei source. In case of a NANDed source
(as described in the
level on an I/O pin configured as input with inter-
rupt, masks the interrupt request even in case of
rising-edge sensitivity.
9.3 PERIPHERAL INTERRUPTS
Different peripheral interrupt flags in the status
register are able to cause an interrupt when they
are active if both:
– The I bit of the CC register is cleared.
– The corresponding enable bit is set in the control
If any of these two conditions is false, the interrupt
is latched and thus remains pending.
Clearing an interrupt request is done by:
– Writing “0” to the corresponding bit in the status
– Access to the status register while the flag is set
Note: The clearing sequence resets the internal
latch. A pending interrupt (that is, waiting to be en-
abled) will therefore be lost if the clear sequence is
executed.
register.
register or
followed by a read or write of an associated reg-
ister.
17.
I/O PORTS
section), a low