DM9161BIEP DAVICOM [Davicom Semiconductor, Inc.], DM9161BIEP Datasheet - Page 29

no-image

DM9161BIEP

Manufacturer Part Number
DM9161BIEP
Description
Industrial-grade 10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
Manufacturer
DAVICOM [Davicom Semiconductor, Inc.]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DM9161BIEP
Manufacturer:
DAVICOM
Quantity:
20 000
29
16.7
16.6
16.5
16.4
16.3
16.2
16.1
16.0
COLLED_CTL
RPDCTR-EN
SPLED_CTL
F_LINK_100
SMRST
MFPSC
RLOUT
SLEEP
0, RW
0, RW
0, RW
1, RW
0, RW
1, RW
0, RW
0, RW
Industrial-grade 10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
latched into this bit at power-up/reset
0 = Normal MII
1 = Enable Reduced MII
Force Good Link in 100Mbps
0 = Normal 100Mbps operation
1 = Force 100Mbps good link status
This bit is useful for diagnostic purposes
Speed LED Disable
0 = Normal SPEEDLED output to indicate speed status
1 = Disable SPEEDLED output and enable SD signal monitor (for
internal debug). When this bit is set, it controls the SPEEDLED as
100BASE-X SD signal output .For debug only
Collision LED Enable
0 = FDX/COLLED output is configured to indicate Full/half duplex
status
1 = FDX/COLLED output is configured to indicate
Full-duplex/Collision status
Reduced Power Down Control Enable
This bit is used to enable automatic reduced power down
0 = Disable automatic reduced power down
1 = Enable automatic reduced power down
Reset State Machine
When writes 1 to this bit, all state machines of PHY will be reset.
This bit is self-clear after reset is completed
MF Preamble Suppression Control
MII frame preamble suppression control bit
1 = MF preamble suppression bit on
0 = MF preamble suppression bit off
Sleep Mode
Writing a 1 to this bit will cause PHY entering the Sleep mode and
power down all circuit except oscillator and clock generator circuit.
When waking up from Sleep mode (write this bit to 0), the
configuration will go back to the state before sleep; but the state
machine will be reset
Remote Loop out Control
When this bit is set to 1, the received data will loop out to the
transmit channel. This is useful for bit error rate testing
Version: DM9161BI-12-DS-P01
DM9161BI
July 16, 2008
Preliminary

Related parts for DM9161BIEP