IC41SV4105-100J ICSI [Integrated Circuit Solution Inc], IC41SV4105-100J Datasheet
IC41SV4105-100J
Related parts for IC41SV4105-100J
IC41SV4105-100J Summary of contents
Page 1
... IC41SV4105 Document Title 1Mx4 bit Dynamic RAM with Fast Page Mode Revision History Revision No History 0A Initial Draft The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices. ...
Page 2
... IC41SV4105 (4−MBIT) DYNAMIC RAM WITH FAST PAGE MODE FEATURES • Fast Page Mode Access Cycle • TTL compatible inputs and outputs • Refresh Interval: -- 1,024 cycles/16 ms • Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden • JEDEC standard pinout • Single power supply: 1.9V − ...
Page 3
... IC41SV4105 FUNCTIONAL BLOCK DIAGRAM OE WE CAS CAS CONTROL LOGIC RAS RAS CLOCK GENERATOR REFRESH COUNTER ADDRESS BUFFERS A0-A9 TRUTH TABLE Function Standby Read Write: Word (Early Write) Read-Write Hidden Refresh Read (1) Write RAS-Only Refresh CBR Refresh Note: 1. EARLY WRITE only. Integrated Circuit Solution Inc. ...
Page 4
... IC41SV4105 Functional Description The IC41SV4105 are CMOS DRAMs optimized for high- speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 10 address bits. These are entered 10 bits (A0-A9 time. The row address is latched by the Row Address Strobe (RAS) ...
Page 5
... IC41SV4105 ABSOLUTE MAXIMUM RATINGS Symbol Parameters V Voltage on Any Pin Relative to GND T V Supply Voltage CC I Output Current OUT P Power Dissipation D T Commercial Operation Temperature A T Storage Temperature STG Note: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device ...
Page 6
... IC41SV4105 ELECTRICAL CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter I Input Leakage Current IL I Output Leakage Current IO V Output High Voltage Level OH V Output Low Voltage Level OL I Standby Current: TTL Standby Current: CMOS Operating Current (2,3,4) Random Read/Write ...
Page 7
... IC41SV4105 AC CHARACTERISTICS (1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter t Random READ or WRITE Cycle Time RC Access Time from RAS t RAC Access Time from CAS t CAC t Access Time from Column-Address AA RAS Pulse Width t RAS RAS Precharge Time t RP CAS Pulse Width t (23) ...
Page 8
... IC41SV4105 AC CHARACTERISTICS (Continued) (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter Column-Address Setup Time to CAS t ACH Precharge during WRITE Cycle OE Hold Time from WE during t OEH READ-MODIFY-WRITE cycle t Data-In Setup Time (15, 22 Data-In Hold Time (15, 22 READ-MODIFY-WRITE Cycle Time RWC ...
Page 9
... IC41SV4105 Notes initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the (MIN) and V (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between V ...
Page 10
... IC41SV4105 READ CYCLE RAS t CRP CAS t ASR ADDRESS Row WE I/O OE Note referenced from rising edge of RAS or CAS, whichever occurs last. OFF RAS t CSH t RSH t t CAS RCD RAD RAL t t RAH ASC Column t RCS RAC ...
Page 11
... IC41SV4105 READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles) RAS t CRP CAS t ASR ADDRESS Row WE I/O OE Integrated Circuit Solution Inc. DR032-0A 10/29/2001 t RWC t RAS t CSH t t CAS RCD RAD RAH ASC CAH Column t RWD t t RCS CWD t AWD t AA ...
Page 12
... IC41SV4105 EARLY WRITE CYCLE (OE = DON'T CARE) RAS t CRP CAS t ASR ADDRESS Row WE I RAS t CSH t RSH t t CAS RCD RAD RAL RAH CAH ASC t ACH Column t CWL t RWL t WCR t t WCS WCH DHR Valid Data ...
Page 13
... IC41SV4105 FAST PAGE MODE READ CYCLE RAS t t CRP RCD CAS RAD t RAH t ASR ADDRESS Row t RCS RAC I/O Integrated Circuit Solution Inc. DR032-0A 10/29/2001 t RASP t CSH t CAS CAH t t ASC ASC t Column AR Column t CPA CAC ...
Page 14
... IC41SV4105 FAST PAGE MODE EARLY WRITE CYCLE RAS t t CRP RCD CAS RAD t RAH t ASR ADDRESS Row t WCS WE t WCR OE t DHR RASP t t CSH t t CAS CAS CAH t ASC t ASC t AR Column Column t t CWL CWL ...
Page 15
... IC41SV4105 FAST PAGE MODE READ WRITE CYCLE ( RAS t t CRP RCD CAS RAD t RAH t ASR ADDRESS Row t RCS RAC t I/O RAS RAS RAS-ONLY REFRESH CYCLE RAS RAS RAS t CRP CAS t ASR ADDRESS Row I/O Integrated Circuit Solution Inc. DR032-0A 10/29/2001 LATE WRITE AND READ-MODIFY-WRITE CYCLE) ...
Page 16
... IC41SV4105 CBR REFRESH CYCLE (Addresses; WE DON'T CARE RAS t t RPC CHR t CP CAS I/O HIDDEN REFRESH CYCLE RAS t CRP CAS t ASR ADDRESS Row I/O OE Notes Hidden Refresh may also be performed after a Write Cycle. In this case LOW and OE = HIGH. is referenced from rising edge of RAS or CAS, whichever occurs last. ...
Page 17
... IC41SV4105-70J IC41SV4105-70T 300mil TSOP-2 IC41SV4105-70JG 300mil SOJ Pb-free IC41SV4105-70TG 300mil TSOP-2 Pb-free IC41SV4105-100J IC41SV4105-100T 300mil TSOP-2 IC41SV4105-100JG 300mil SOJ Pb-free IC41SV4105-100TG 300mil TSOP-2 Pb-free 7F, NO. 106, SEC. 1, HSIN-TAI 5 HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. Package 300mil SOJ 300mil SOJ 300mil SOJ Integrated Circuit Solution Inc. ...