IS42S16400 ICSI [Integrated Circuit Solution Inc], IS42S16400 Datasheet
IS42S16400
Available stocks
Related parts for IS42S16400
IS42S16400 Summary of contents
Page 1
...
Page 2
VDD 1 54 VSS DQ0 2 53 DQ7 VDDQ 3 52 VSSQ DQ1 5 50 DQ6 VSSQ 6 49 VDDQ DQ2 8 47 DQ5 VDDQ 9 46 VSSQ ...
Page 3
CLK Clock Generator CKE Address Mode Register CS RAS CAS WE Bank D Row Bank C Address Bank B Buffer & Refresh Counter Bank A Sense Amplifier Column Decoder & Column Latch Circuit Address Buffer & Burst Data Control Circuit ...
Page 4
, , ...
Page 5
Notes: @ ...
Page 6
Notes: @ ...
Page 7
V V DDQ DDQ V OUT Device Under Test @ Ω 50PF ...
Page 8
Notes: @ ...
Page 9
Mode MRS Register Set Write (Write recovery) CKE WRITE WRITE SUSPEND CKE Write with Auto Precharge WRITE A CKE WRITE A SUSPEND CKE Precharge POWER ON Self Refresh REF IDLE Power Down Active CKE ROW Power ACTIVE CKE Down Read ...
Page 10
Notes: ...
Page 11
...
Page 12
...
Page 13
Notes: ...
Page 14
Notes: ...
Page 15
...
Page 16
...
Page 17
...
Page 18
A10 A11 A12 A13 Row (Activate command A10 A11 A12 A13 Row (Precharge command ...
Page 19
PrechargeE T0 CLK Command Read CAS latency = 2 DQ Command Read CAS latency = PRE PRE Q1 Q0 Burst lengh ...
Page 20
T0 CLK Command READA B CAS latency = 2 DQ Command READA B CAS latency = 3 DQ Remark READA means READ with AUTO PRECHARGE New Command to Bank B Auto precharge starts QB0 QB1 ...
Page 21
T0 CLK Command WRITA B CAS latency = 2 DQ DB0 Command WRITA B CAS latency = 3 DQ DB0 Remark WRITA means WRITE with AUTO Precharge AUTO PRECHARGE starts t DPL DB2 DB3 DB1 ...
Page 22
T0 T1 CLK Read A Command DQ 1 cycle T0 T1 CLK Write A Command QA0 DQ 1 cycle Read B QA0 QB0 QB1 Write B QB0 QB1 QB2 QB3 Burst lengh=4, CAS ...
Page 23
T0 CLK 1 cycle Command WRITE A CAS latency=2 DA0 DQ Command Write A CAS latency=3 DA0 Read B Hi-Z QB0 Read B Hi-Z Burst lengh QB1 QB2 QB3 QB0 QB1 ...
Page 24
T0 T1 CLK Read Command DQM DQ Hi cycle CLK Command Read DQM CLK Command Read DQM Write ...
Page 25
T0 CLK Read Command CAS latency=2 DQ CAS latency CLK Write Command CAS latency=2 BST BST Burst lengh=X, CAS Intency=2,3 ...
Page 26
T0 T1 CLK Read Command CAS latency=2 DQ command Read CAS latency PRE PRE Burst lengh ACT Hi-Z ACT t RP Hi-Z ...
Page 27
T0 T1 CLK Write Command CAS latency = 2 DQM DQ D0 command Write CAS latency = 3 DQM PRE PRE Burst lengh = ...
Page 28
CLK CKE CS RAS CAS WE BS0,1 A10 ADD DQM Hi-Z DQ Precharge Command All Banks RSC Address Key t RP Mode Register Command Set Command T10 ...
Page 29
CLK CK2 CH t CKE CMS t CKS t CMH CS RAS CAS WE *BS0 A10 ADD DQM t RCD DQ t RRD t RC QAa0 ...
Page 30
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 T23 CLK CK3 t CMS t CKE CKS t CMH CS RAS ...
Page 31
CLK CK2 t CMS CKE t CMH t CKS CS RAS CAS WE *BS0 A10 ADD DQM t RCD Hi-Z DQ Activate Command Bank ...
Page 32
CLK CK3 t CKE CMS t CKS t CMH CS RAS CAS WE *BS0 A10 ADD t RRD DQM t RCD Hi-Z DQ Activate Command Bank A ...
Page 33
CLK High level CKE is required CS RAS CAS WE BS0, 1 A10 ADD DQM High Level is Necessary t RP Hi-Z DQ Precharge 1st Auto Command Refresh Inputs All Banks Command ...
Page 34
CLK t CK2 CKE CS RAS CAS WE *BS0 A10 RAa ADD RAa CAa DQM Hi-Z DQ QAa0 Read Activate Command Command Bank A Bank T10 T11 T12 T13 ...
Page 35
CLK t CK3 CKE CS RAS CAS WE *BS0 RAa A10 ADD RAa CAa DQM Hi-Z DQ Activate Read Command Command Bank A Bank T10 T11 T12 T13 T14 ...
Page 36
CLK t CK2 CKE CS RAS CAS WE *BS0 A10 RAa ADD RAa CAa DQM Hi-Z DQ DAa0 DAa1 Clock Activate Suspended Command 1 Cycle Bank A Write Command Bank A T8 ...
Page 37
CLK t CK3 CKE CS RAS CAS WE *BS0 RAa A10 ADD RAa CAa DQM Hi-Z DQ DAa0 Clock Activate Suspended Command 1 Cycle Bank A Write Command Bank ...
Page 38
CLK t CK2 t CKS CKE CS RAS CAS WE *BS0 A10 RAa RAa ADD RAa DQM Hi-Z DQ ACTIVE STANDBY Read Activate Command Command Bank A Bank A Power Down Power ...
Page 39
CLK t CK2 CKE CS RAS CAS WE *BS0, 1 A10 ADD DQM Hi-Z DQ Precharge CBR Refresh Command Command All Banks Burst Length=4, CAS Latency ...
Page 40
CLK can be Stopped CLK CKE CS RAS CAS WE *BS0 A10 ADD DQM Hi-Z DQ All Banks Self refresh must be idle Entry ** T8 T9 T10 T11 T12 T13 T14 ...
Page 41
CLK t CK2 CKE CS RAS CAS WE *BS0 A10 RAa ADD CAa RAa DQM Hi-Z DQ QAa0 QAa1 QAa2 QAa3 QAb0 QAb1 QAc0 QAc1 QAc2 QAc3 Precharge Read Command Command Bank ...
Page 42
CLK t CK3 CKE CS RAS CAS WE *BS0 A10 RAa ADD CAa RAa DQM Hi-Z DQ Activate Read Command Command Bank A Bank T10 T11 T12 T13 T14 ...
Page 43
CLK t CK2 CKE CS RAS CAS WE *BS0 A10 Ra ADD Ra Ca DQM Hi-Z DQ Da0 Da1 Da2 Write Activate Command Command Bank B Bank T10 T11 ...
Page 44
CLK t CK CKE CS RAS CAS WE *BS0 A10 Ra ADD Ca Ra DQM Hi-Z DQ Da0 Da1 Activate Write Command Command Bank B Bank T10 T11 T12 ...
Page 45
CLK t CK2 CKE High CS RAS CAS WE *BS0 A10 ADD t t AC2 RCD DQM Hi-Z DQ QBa0 QBa1 QBa2 QBa3 QBa4 QBa5 QBa6 QBa7 Activate Read Command Command Bank ...
Page 46
CLK t CK3 CKE High CS RAS CAS WE *BS0 A10 ADD t t AC3 RCD DQM Hi-Z DQ QBa0 Read Activate Command Command Bank B Bank T10 T11 ...
Page 47
CLK t CK2 CKE High CS RAS CAS WE *BS0 A10 ADD t DQM RCD Hi-Z DQ QAa0 QAa1 QAa2 QAa3 QAa4 QAa5 QAa6 QAa7 Activate Write Command Command Bank A Bank ...
Page 48
CLK t CK CKE High CS RAS CAS WE *BS0 A10 ADD DQM Hi-Z DQ QAa0 QAa1 QAa2 QAa3 QAa4 QAa5 QAa6 Write Activate Command Command Bank A Bank ...
Page 49
CLK t CK2 CKE CS RAS CAS WE *BS0 A10 RAa ADD RAa CAa DQM Hi-Z DQ QAa0 QAa1 QAa2 QAa3 Write Activate Command Command Bank A Bank A Burst Length=4, CAS ...
Page 50
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK3 CKE CS RAS CAS WE *BS0 A10 RAa ADD CAa RAa DQM Hi-Z DQ ...
Page 51
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK2 CKE CS RAS CAS WE *BS0 A10 Ra Ra ADD ...
Page 52
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK3 CKE CS RAS CAS WE *BS0 A10 Ra Ra ADD DQM ...
Page 53
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK2 CKE CS RAS CAS WE *BS0 A10 Ra Ra ADD ...
Page 54
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK3 CKE CS RAS CAS WE *BS0 A10 Ra Ra ADD ...
Page 55
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK2 CKE High CS RAS CAS WE *BS0 A10 Ra Ra ADD ...
Page 56
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK3 CKE High CS RAS CAS WE *BS0 A10 Ra Ra ADD ...
Page 57
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK2 CKE High CS RAS CAS WE *BS0 A10 Ra Ra ADD ...
Page 58
T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK t CK3 CKE High CS RAS CAS WE *BS0 A10 Ra Ra ADD ...
Page 59
CLK t CK2 CKE High CS RAS CAS WE *BS0 A10 Ra Ra ADD DQM Hi-Z DQ QAa QAa+1 QAa+2 QAa-2 QAa-1 Activate Activate Read Command Command Command Bank ...
Page 60
CLK t CK3 CKE High CS RAS CAS WE *BS0 A10 Ra Ra ADD DQM Hi-Z DQ Activate Read Activate Command Command Command Bank A Bank A Bank B ...
Page 61
CLK t CK2 CKE High CS RAS CAS WE *BS0 A10 Ra Ra ADD DQM Hi-Z DQ QAa QAa+1 QAa+2 QAa+3 QAa-1 QAa Activate Write Activate Command Command Command ...
Page 62
CLK t CK3 CKE High CS RAS CAS WE *BS0 A10 Ra Ra ADD DQM Hi-Z DQ DAa DAa+1 DAa+2 DAa+3 DAa-1 Activate Activate Write Command Command Command Bank ...
Page 63
CLK t CK2 High CKE CS RAS CAS WE *BS0 A10 RAa ADD RAa CAa DQM Hi-Z DQ Activate Read Command Command Bank A Bank A Burst Length=4, CAS Latency ...
Page 64
CLK t CK2 CKE CS RAS CAS WE BS A10 Ra Ra ADD DQM Hi-Z DQ Activate Activate Read Command Command Command Bank A Bank B Bank B ...
Page 65
CLK t CK2 CKE CS RAS CAS WE *BS0 A10 Ra Ra ADD DQM Hi-Z DQ QAa0 QBa0 Activate Activate Write Command Command Command Bank A Bank B ...
Page 66
CLK t CK2 CKE High CS RAS CAS WE *BS0 A10 RAa ADD RAa CAa t DPL DQM Hi-Z DQ QAa0 QAa1 QAa2 Da3 Precharge Activate Write Command Command Command Bank A ...
Page 67
CLK t CK3 CKE High CS RAS CAS WE *BS0 A10 RAa ADD RAa CAa t DPL t DQM RCD Hi-Z DQ DAa0 DAa1 Precharge Activate Write Command Command Command Bank A ...
Page 68
ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ...