CYUSB3014 CYPRESS [Cypress Semiconductor], CYUSB3014 Datasheet - Page 27

no-image

CYUSB3014

Manufacturer Part Number
CYUSB3014
Description
EZ-USB FX3 SuperSpeed USB Controller UART support up to 4 Mbps
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CYUSB3014-BZX
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
CYUSB3014-BZX1
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CYUSB3014-BZXC
Manufacturer:
XILINX
Quantity:
334
Part Number:
CYUSB3014-BZXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CYUSB3014-BZXC
0
Company:
Part Number:
CYUSB3014-BZXC
Quantity:
168
Part Number:
CYUSB3014-BZXI
Manufacturer:
MOSART
Quantity:
4 390
Part Number:
CYUSB3014-BZXI
Manufacturer:
Cypress
Quantity:
55
Part Number:
CYUSB3014-BZXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CYUSB3014-BZXI
Manufacturer:
CYPRESS
Quantity:
5
Part Number:
CYUSB3014-BZXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CYUSB3014-BZXI
0
Company:
Part Number:
CYUSB3014-BZXI
Quantity:
2 500
Part Number:
CYUSB3014-FBXIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Table 12. I
Document Number 001-52136 Rev. *H
Note
I
fSCL
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tr
tf
tSU:STO
tBUF
tVD:DAT
tVD:ACK
tSP
I
fSCL
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tr
tf
tSU:STO
tBUF
tVD:DAT
tVD:ACK
tSP
I
fSCL
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tr
tf
tSU:STO
tBUF
tVD:DAT
tVD:ACK
tSP
7. All parameters guaranteed by design and validated through characterization.
Parameter
2
2
2
C Standard Mode Parameters
C Fast Mode Parameters
C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2V)
2
C Timing Parameters
SCL clock frequency
Hold time START condition
LOW period of the SCL
HIGH period of the SCL
Setup time for a repeated START condition
Data hold time
Data setup time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Setup time for STOP condition
Bus free time between a STOP and START condition
Data valid time
Data valid ACK
Pulse width of spikes that must be suppressed by input filter
SCL clock frequency
Hold time START condition
LOW period of the SCL
HIGH period of the SCL
Setup time for a repeated START condition
Data hold time
Data setup time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Setup time for STOP condition
Bus free time between a STOP and START condition
Data valid time
Data valid ACK
Pulse width of spikes that must be suppressed by input filter
SCL clock frequency
Hold time START condition
LOW period of the SCL
HIGH period of the SCL
Setup time for a repeated START condition
Data hold time
Data setup time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Setup time for STOP condition
Bus free time between a STOP and START condition
Data valid time
Data valid ACK
Pulse width of spikes that must be suppressed by input filter
[7]
Description
PRELIMINARY
0.26
0.26
0.26
0.26
Min
250
100
4.7
4.7
4.7
n/a
0.6
1.3
0.6
1.3
0.5
0.5
0.6
0.6
50
0
4
4
0
4
0
0
0
0
0
0
1000
1000
Max
3.45
3.45
0.45
0.45
300
300
120
100
400
300
120
n/a
0.9
0.9
50
50
Units
kHz
kHz
kHz
µs
µs
µs
µs
µs
ns
ns
ns
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
ns
ns
µs
µs
µs
µs
ns
µs
µs
µs
µs
µs
ns
ns
ns
µs
µs
µs
µs
ns
CYUSB3014
Page 27 of 38
Notes
[+] Feedback
[+] Feedback

Related parts for CYUSB3014