CYUSB3014 CYPRESS [Cypress Semiconductor], CYUSB3014 Datasheet - Page 16

no-image

CYUSB3014

Manufacturer Part Number
CYUSB3014
Description
EZ-USB FX3 SuperSpeed USB Controller UART support up to 4 Mbps
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CYUSB3014-BZX
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
CYUSB3014-BZX1
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CYUSB3014-BZXC
Manufacturer:
XILINX
Quantity:
334
Part Number:
CYUSB3014-BZXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CYUSB3014-BZXC
0
Company:
Part Number:
CYUSB3014-BZXC
Quantity:
168
Part Number:
CYUSB3014-BZXI
Manufacturer:
MOSART
Quantity:
4 390
Part Number:
CYUSB3014-BZXI
Manufacturer:
Cypress
Quantity:
55
Part Number:
CYUSB3014-BZXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CYUSB3014-BZXI
Manufacturer:
CYPRESS
Quantity:
5
Part Number:
CYUSB3014-BZXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CYUSB3014-BZXI
0
Company:
Part Number:
CYUSB3014-BZXI
Quantity:
2 500
Part Number:
CYUSB3014-FBXIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
AC Timing Parameters
GPIF II Timing
Table 8. GPIF II Timing Parameters in Synchronous Mode
Document Number 001-52136 Rev. *H
Note
Frequency
tCLK
tCLKH
tCLKL
tS
tH
tDS
tDH
tCO
tCOE
tCTLO
tDOH
tCOH
tHZ
tLZ
tS_ss0
tH_ss0
tCO_ss0
tLZ_ss0
3. All parameters guaranteed by design and validated through characterization.
C TL ( O U T)
D Q [31:0]
C TL(IN)
-
Parameter
C LK
tS
tH
Interface clock frequency
Interface clock period
Clock high time
Clock low time
CTL input to clock setup time
(Sync speed =1)
CTL input to clock hold time
(Sync speed =1)
Data in to clock setup time
(Sync speed =1)
Data in to clock hold time
(Sync speed =1)
Clock to data out propagation delay when DQ bus is already in
output direction(Sync speed =1)
Clock to data out propagation delay when DQ lines change to
output from tristate and valid data is available on the DQ bus
(Sync speed =1)
Clock to CTL out propagation delay (Sync speed =1)
Clock to data out hold
Clock to CTL out hold
Clock to High-Z
Clock to Low-Z (Sync speed =1)
CTL input/data input to clock setup time (Sync speed = 0)
CTL input/data input to clock hold time (Sync speed = 0)
Clock to data out / CTL out
propagation delay (sync speed = 0)
Clock to low-Z (sync speed = 0)
tC LK
tLZ
Figure 7. GPIF II Timing in Synchronous Mode
tC LK H tC LKL
tD S
D ata ( IN)
PRELIMINARY
Description
tD H
[3]
tC TLO
tLZ
tC O H
tC O E
( O U T)
D ata 1
tD O H
tC O
Min
0.5
0.5
2.5
10
4
4
2
2
2
0
0
5
2
-
( O U T)
D ata 2
tD O H
tH Z
CYUSB3014
Max
100
15
Page 16 of 38
8
9
8
8
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback
[+] Feedback

Related parts for CYUSB3014