GS8321E32E-166IV GSI [GSI Technology], GS8321E32E-166IV Datasheet - Page 7

no-image

GS8321E32E-166IV

Manufacturer Part Number
GS8321E32E-166IV
Description
2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
Manufacturer
GSI [GSI Technology]
Datasheet
Mode Pin Functions
Note:
There is a pull-up device on the FT pin and a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in
the default states as specified in the above table.
Burst Counter Sequences
Linear Burst Sequence
Note:
The burst counter wraps to initial state on the 5th clock.
Rev: 1.04 6/2006
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
2nd address
3rd address
1st address
4th address
Output Register Control
Power Down Control
Burst Order Control
Mode Name
A[1:0] A[1:0] A[1:0] A[1:0]
00
01
10
11
01
10
00
11
10
11
00
01
00
01
10
11
Pin Name
7/31
LBO
ZZ
FT
Interleaved Burst Sequence
Note:
The burst counter wraps to initial state on the 5th clock.
2nd address
3rd address
4th address
1st address
H or NC
L or NC
State
H
H
L
L
A[1:0] A[1:0] A[1:0] A[1:0]
00
01
10
11
01
00
11
10
Standby, I
GS8321E18/32/36E-xxxV
Interleaved Burst
Flow Through
Linear Burst
Function
Pipeline
Active
10
00
01
11
DD
© 2003, GSI Technology
= I
SB
11
10
01
00
BPR 1999.05.18

Related parts for GS8321E32E-166IV