SSD1820ATR1 ETC1 [List of Unclassifed Manufacturers], SSD1820ATR1 Datasheet - Page 20

no-image

SSD1820ATR1

Manufacturer Part Number
SSD1820ATR1
Description
LCD Segment / Common Driver with Controller CMOS
Manufacturer
ETC1 [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SSD1820ATR1
Manufacturer:
SOLOMON
Quantity:
20 000
SSD1820A/21
20
EXTENDED COMMAND TABLE
Read Status Byte
Data Read / Write
C pin for 8080-series parallel mode. No data read is provided for serial mode. In normal mode, GDDRAM column address pointer will be
increased by one automatically after each data read. Also, a dummy read is required before the first data is read. See Figure 4 in Func-
E 8
E9~EF
F0~FF
Bit Pattern
11110001
00001X
11110010
0010X
11111101
00010L10
Other than above
D7
BUSY O N
A 8 bits status byte will be placed to the data bus if a read operation is performed if D/C is low. The status byte is defined as follow.
To read data from the GDDRAM, input High to R/W(WR) pin and D/C pin for 6800-series parallel mode, Low to E(RD) pin and High to D/
3
X
2
D6
X
2
X
1
D7
1
1
X
1
REV 1.4
01/03
X
0
0
1
D6
1
D5
RES
1
D5
1
0
D4
1
D4
0
Command
X
X
X
L : Interface Lock / Unlock
Reserved
2
3
2
1
D3
x
X
: Select Oscillator Source
X
1
1
X
X
D3
1
0
0
0
D2
x
: Set Oscillator Value
: Set TC Value
0
D1
x
D2
0
0
D0
x
Set Display Data Length
Reserved
Extended Features
D1
0
D0
DS0
Comment
BUSY=0: Chip is idle
BUSY=1: Chip is executing instruction
ON=0: Display is OFF
ON=1: Dispaly is ON
RES=0: Chip is idlex
RES=1: Chip is executing reset
DS0=0: SSD1820A; DS0=1:SSD1821
Comment
X
X
X
X
if X
L = 0 Interface Unlock (POR)
L = 1 Interface Lock
2
2
3
3
X
X
X
X
X
X
X
X
X
X
= 0: Internal RC oscillator is selected (POR)
= 1: External oscillator from CL pin is selected
3
2
2
2
2
2
2
2
2
1
1
X
X
X
X
X
X
X
X
= 0,
X
X
1
1
1
1
1
1
1
1
0
0
X
X
X
X
X
X
X
X
= 000: -0.05%/C (POR for 1820A)
= 001: -0.07%/C (POR for 1821)
0
0
0
0
0
0
0
0
= 000: -16%
= 001: -10%
= 010: 0% (POR)
= 011: +10%
= 100: +16%
= 101: +30%
= 110: +54%
= 111: +81%
This command is valid only at 3-wire SPI (PS0=PS1=L)
The next command specifies the number of bytes of dis-
play data to be written after this composite command.
D(7:0)=00: 1 byte of display data is to be sent
D(7:0)=FF: 256 bytes of display data is to be sent
Reserved
Test mode commands and Extended features, see
Extended Command Table.
SOLOMON

Related parts for SSD1820ATR1